Method of fabricating a composite inverse T-gate metal oxide sem

Details Method of fabricating a composite inverse T-gate metal oxide sem Method of fabricating a composite inverse T-gate metal oxide sem

1991-10-29

1992-04-07

Wilczewski, Mary

Fishing, trapping, and vermin destroying

437189, 437192, H01L 21336, H01L 2128

Patent

active

051028158

ABSTRACT:
A high speed submicron metal-oxide-semiconductor transistor which exhibits a high immunity to hot electron degradation. An inverse T-gate comprising a polysilicon upper member and a tungsten lower member is formed on a p type substrate. A gate insulating layer is formed between the composite gate and the p type substrate. A pair on n- source/drain regions are formed apart in the p type substrate in alignment with the sides of the polysilicon upper member for forming a lightly doped drain region. An oxide sidewall spacer is formed adjacent to each side of the polysilicon upper member on the tungsten lower gate member for forming a mask for a n+ source/drain implant. The n+ source/drain implant is made in the n- source/drain regions in alignment with the oxide sidewall spacers for providing a source and a drain for the transistor. The tungsten lower gate member improves the transistors performance and makes the transistor viable for VLSI manufacturing techniques. The performance of the device can be further improved by placing silicide on the source gate and drain regions. The reliability of the device can be further improved by grading the doping of the drain an additional time.

REFERENCES:
patent: 4818715 (1989-04-01), Chao
patent: 4837180 (1989-06-01), Chao
patent: 4906589 (1990-03-01), Chao
patent: 4951100 (1990-08-01), Parrillo
patent: 4963504 (1990-10-01), Huang
patent: 4978626 (1990-12-01), Poon et al.
patent: 4988632 (1991-01-01), Pfiester
patent: 5015598 (1991-05-01), Verhaar
patent: 5015599 (1991-05-01), Verhaar
patent: 5032535 (1991-07-01), Kamijo et al.
patent: 5053849 (1991-10-01), Izawa et al.
patent: 5061647 (1991-10-01), Roth et al.
Pfiester et al., "A Self-Aligned LDD/Channel Implanted ITLDD Process With Selectively-Deposited Poly gates for CMOS VLSI", IEDM 1989, pp. 769-772.

Affiliated with

Also associated with

Rating

Method of fabricating a composite inverse T-gate metal oxide sem does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of fabricating a composite inverse T-gate metal oxide sem, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating a composite inverse T-gate metal oxide sem will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1894890