Signal data processing system having independently, simultaneous

Details Signal data processing system having independently, simultaneous Signal data processing system having independently, simultaneous

1989-10-23

1992-12-29

Lee, Thomas C.

Boots, shoes, and leggings

3642214, 3642295, 3642341, 3642386, 364239, 364240, 364245, 3642463, 3642433, 3642437, 364247, 3642471, 3642478, 3642558, 3642568, 3642581, 3642582, 364258, 364260, 364DIG1, G06F 305, G06F 906, G06F 1336, G06F 9302

Patent

active

051758636

ABSTRACT:
The architecture operates the ALU and MACU through a register file that serves as a general buffer pool for operands. All operands transfers take place between data memory through this register file. The ALU and MACU have equal access to all data in the file. Further the file is the buffer for previous ALU results. In this manner, the bandwidths of all the individual units, data buses, ALU and MACU can be fully utilized without conflicts. In general, the proposed configuration relies on the redundancy or latency in many signal processing computations where data and results are used and reused in the overall computation and must remain in holding registers. The register file gives this capability providing these operands for use independently by both the ALU and MACU. Without a common register file, operands would have to be reloaded as the computation continues. These redundant loads reduce the throughput for the computation.

REFERENCES:
patent: 4713749 (1987-12-01), Magar et al.
patent: 4862392 (1989-08-01), Steiner
patent: 4885684 (1989-12-01), Austin et al.
patent: 4920480 (1990-04-01), Murakami et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4949250 (1990-08-01), Bhandarkar et al.
patent: 4955024 (1990-09-01), Pfeiffer et al.
patent: 5045993 (1991-09-01), Murakami et al.
patent: 5072418 (1991-12-01), Boutaud et al.
IEEE Micro, vol. 8, No. 6+IN, Dec. 1988, New York, NY, pp. 49-67, "A Digital Signal Processor with IEEE Floating-Point Arithmetic" by G. R. L. Sohie and Kevin L. Kloker.
Philips Technical Review, vol. 44, No. 1, Mar. 1988, Eindhoven, The Netherlands, pp. 1-14, "Developments in Integrated Digital Signal Processors, and the PCB 5010" by J. L. van Meerbergen.
IBM Technical Disclosure Bulletin, vol. 31, No. 12, May 1989, Armonk, NY, pp. 390-391, "Signal Processor Hardware Architecture for Optimum Instruction Efficiency".
IEEE Micro, vol. 8, No. 6+IN, Dec. 1988, New York, NY, pp. 30-47, "The DSP32C: AT&T's Second-Generation Floating-Point Digital Signal Processor" by M. L. Fuccio et al.

Affiliated with

Also associated with

Rating

Signal data processing system having independently, simultaneous does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Signal data processing system having independently, simultaneous, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Signal data processing system having independently, simultaneous will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1894154