Integrated circuit with watchdog timer and sleep control logic w

Details Integrated circuit with watchdog timer and sleep control logic w Integrated circuit with watchdog timer and sleep control logic w

1991-10-28

1992-12-29

Anderson, Lawrence E.

Boots, shoes, and leggings

364DIG1, 364DIG2, 3642328, 3642731, 364707, 371 163, G06F 702

Patent

active

051758458

ABSTRACT:
A system which includes a microprocessor (or microcontroller) and an auxiliary chip which monitors the system power supply voltage and performs related functions for the microprocessor, and also provides a watchdog function to monitor the microprocessor's activity. The auxiliary chip itself can put to sleep by the microprocessor to minimize power consumption. The sleep mode of the auxiliary chip saves power by shutting down many of the input-sensing circuits, and the watchdog function. The sleep command is not accepted unless it stands in the proper timing relationship to a signal on the strobe pin. This permits the power savings of the sleep mode to be realized, without any risk of the system being placed in the sleep mode due to an out-of-control system condition.

REFERENCES:
patent: 4251883 (1981-02-01), Grants et al.
patent: 4317054 (1982-02-01), Caruso et al.
patent: 4317181 (1982-02-01), Texa et al.
patent: 4404972 (1983-09-01), Gordon et al.
patent: 4409665 (1983-10-01), Tubbs
patent: 4461003 (1984-07-01), Tamaki
patent: 4568179 (1986-04-01), Sirazi et al.
patent: 4591782 (1986-05-01), Germer
patent: 4615005 (1986-09-01), Maejima et al.
patent: 4625309 (1986-11-01), Nitschke
patent: 4627022 (1986-12-01), Mensink et al.
patent: 4627060 (1986-12-01), Huang et al.
patent: 4628480 (1986-12-01), Floyd
patent: 4658352 (1987-04-01), Nagasawa
patent: 4685065 (1987-08-01), Braun et al.
patent: 4698748 (1987-10-01), Juzswik et al.
patent: 4709234 (1987-11-01), Forehand et al.
patent: 4742482 (1988-05-01), Inskeep et al.
patent: 4766567 (1988-08-01), Kato
patent: 4768147 (1988-08-01), Lamiaux
patent: 4783714 (1988-11-01), Kalina
patent: 4809280 (1989-02-01), Shonaka
patent: 4851987 (1989-07-01), Day
patent: 4897807 (1990-06-01), Ohsawa
patent: 4933572 (1990-06-01), Smith et al.

Affiliated with

Also associated with

Rating

Integrated circuit with watchdog timer and sleep control logic w does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit with watchdog timer and sleep control logic w, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit with watchdog timer and sleep control logic w will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1893850