Method and apparatus for performing floating point to integer tr

Details Method and apparatus for performing floating point to integer tr Method and apparatus for performing floating point to integer tr

1995-12-29

1998-07-14

Donaghue, Larry D.

395566, 395393, G06F 930

Patent

active

057817901

ABSTRACT:
A processor that performs integer-to-floating point transfers and vice versa using a store buffer in the processor to obviate the need for transferring data to memory and then back from memory. In this manner, these transfers may be performed to enable dedicated execution pipelines, such as integer execution pipelines and a floating point execution pipelines, to share data.

REFERENCES:
patent: 5191649 (1993-03-01), Cadambi et al.
patent: 5261071 (1993-11-01), Lyon
patent: 5280615 (1994-01-01), Church et al.
patent: 5291586 (1994-03-01), Jen et al.
patent: 5420990 (1995-05-01), McKeen et al.
patent: 5420991 (1995-05-01), Konigsfeld et al.
patent: 5467473 (1995-11-01), Kahle et al.
patent: 5627983 (1997-05-01), Popescu et al.
patent: 5655141 (1997-08-01), Ogden et al.
patent: 5659782 (1997-08-01), Senter et al.
Popescu, Val; Schultz, Merle; Spracklen, John; Gibson, Gary; Lightner, Bruce; Isaman, David, "The Metaflow Architecture", IEEE Micro, Jun. 1991, pp. 10-13 and 63-73.
Johnson, Mike; Superscalar Microprocessor Design; Prentice Hall, Inc., New Jersey, 1991.

Affiliated with

Also associated with

Rating

Method and apparatus for performing floating point to integer tr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for performing floating point to integer tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for performing floating point to integer tr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1893261