Patent
1997-05-12
1998-07-14
Eng, David Y.
G06F 1340
Patent
active
057817464
ABSTRACT:
A microprocessor includes a processor unit with an internal bus and a programmable bus control unit with an external bus. The bus control unit interconnects the internal bus with the external bus through multiplexers, latches and control logic. An 8 and 16-bit multiplexed bus mode and an 8 and 16-bit non-multiplexed bus mode are programmable. The bus control unit generates all of the necessary control signals adjusting their timing to the respective bus type. Different bus configurations can be selected for several address ranges through different control registers. The timing of the bus signals is programmable to allow slower peripherals to be connected to the microprocessor.
REFERENCES:
patent: 4112490 (1978-09-01), Pohlman et al.
patent: 4144562 (1979-03-01), Cooper
patent: 4296469 (1981-10-01), Gunter et al.
patent: 4447878 (1984-05-01), Kinnie et al.
patent: 4509120 (1985-04-01), Daudelin
patent: 4626985 (1986-12-01), Briggs
patent: 4641261 (1987-02-01), Dwyer et al.
patent: 5293468 (1994-03-01), Nye et al.
patent: 5359717 (1994-10-01), Bowles et al.
patent: 5483660 (1996-01-01), Yishay et al.
Computer Design Publ. 29(1990) Mar. 1, No. 5, pp. 24, 26, "Multibus I stretches to 32 bits".
Siemens Components Publ. XXII (1987)Oct., No. 5, pp. 178 and 179.
Eng David Y.
Greenberg Laurence A.
Lerner Herbert L.
Siemens Aktiengesellschaft
LandOfFree
Microprocessor with multiple bus configurations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with multiple bus configurations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with multiple bus configurations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1892479