Semiconductor memory device

Details Semiconductor memory device Semiconductor memory device

1996-10-30

1998-07-14

Nelms, David C.

Static information storage and retrieval

Addressing

Sync/clocking

36518904, 365194, G11C 800

Patent

active

057814996

ABSTRACT:
The semiconductor memory device of the present invention is provided with at least: a first sync-signal generation circuit that generates and outputs a first sync-signal synchronized with any of a first clock inputted from the outside and a second and third clock inputted after the first clock; a first delay circuit that delays the first sync-signal by a prescribed time interval and outputs the result as a second sync-signal; a first latch circuit that latches the second sync-signal; a second latch circuit that latches the first sync-signal; and a third latch circuit that detects that both the first and second latch circuits have latched the second sync-signal and the first sync-signal, respectively, and latches this detection; the output of the third latch circuit then being used to control a pipeline circuit.

REFERENCES:
patent: 5539693 (1996-07-01), Koshikawa et al.
patent: 5555524 (1996-09-01), Castellano
patent: 5557581 (1996-09-01), D'Souza

Affiliated with

Also associated with

Rating

Semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1889847