Multiprocessing system using an access to a second memory space

Details Multiprocessing system using an access to a second memory space Multiprocessing system using an access to a second memory space

1996-07-01

1998-12-08

Ellis, Richard L.

39580028, G06F 9312, G06F 934

Patent

active

058482547

ABSTRACT:
A computer system defines a write transaction having a certain encoding as a prefetch command. A computer program developed for the computer system may include prefetch commands at points where the program has determined that a previously unreferenced coherency unit may be needed presently. By initiating the coherency activities for retrieving the coherency unit via a prefetch command, at least a portion of the latency inherent in that coherency activity may be experienced prior to executing an memory operation which accesses the coherency unit. In one embodiment, two prefetch commands are defined: a prefetch-shared command and a prefetch-modified command. The prefetch-shared command prefetches the coherency unit into the shared coherency state within the processing node which executes the prefetch command. On the other hand, the prefetch-modified command prefetches the coherency unit into the modified coherency state within the processing node which executes the prefetch command. When data from the coherency unit is received in the processing node, the data is transmitted across a local bus within the processing node to a memory. The data is stored into the local memory, thereby becoming available locally. The latency associated with the subsequent memory operation which accesses the coherency unit may thereby be decreased.

REFERENCES:
patent: 4713755 (1987-12-01), Worley, Jr.
patent: 5524225 (1996-06-01), Kranich
Mowry, Todd C., Tolerating Latency Through Software-Controlled Data Prefetching, Doctoral Dissertation, Stanford University, May 1994, pp. 1-2, 81-92, and 121-126.
Gupta et al., Improving Instruction Cache Behavior by Reducing Cache Pollution, May 1990,IEEE.
Choi, et al., A Compiler-Directed Cache Coherence Scheme with Improved Intertask Locality, 1994, IEEE.
Chi et al, Reducing Data Access Penalty Using Intelligent Opcode-Driven Cache Prefetching, 1995, IEEE.
Chen, Tien-Fu, An Effective Programmable Prefetch Engine for On-Chip Caches, Proceedings of MICRO-28, 1995, IEEE.
Callahan et al, Software Prefetching 1991, ACM.
Chen et al, Data Access Microarchitectures for Superscalar Processors with Compiler-Assisted Data Prefetching, 1991, ACM.
Klaiber et al, An Architecture for Software-Controlled Data Prefetching, 1991, ACM.
Cheong, et al., Compiler-Directed Cache Management in Multiprocessors, Jun. 1990, IEEE.
Chi et al, Compiler Driven Data Cache Prefetching for High Performance Computers, 1994, IEEE.
Chi et al, Reducing Memory Latency Using a Small Software Driven Array Cache, Proceedings of the 28hu th Annual Hawaii International Conference on System Sciences. 1995, IEEE.
Cox et al., "Adaptive Cache Coherency for Detecting Migratory Shared Data," Proc. 20th Annual Symposium on Computer Architecture, May 1993, pp. 98-108.
Stenstrom et al., "An Adaptive Cache Coherence Protocol Optimized for Migratory Sharing," Proc. 20.sup.th Annual Symposium on Computer Architecture, May 1993 IEEE, pp. 109-118.
Wolf-Dietrich Weber et al., "Analysis of Cache Invalidation Patterns in Multiprocessors", Computer Systems Laboratory, Stanford University, CA, pp. 2432-256, 1989.
Kourosh et al., "Two Techniques to Enhance the Performance of Memory Consistency Models," 1991 International Conference on Parallel Processing, pp. 1-10.
Li et al., "Memory Coherence in Shared Virtual Memory Systems," 1986 ACM, pp. 229-239.
D. Lenosky, PhD, "The Description and Analysis of DASH: A Scalable Directory-Based Multiprocessor," DASH Prototype System, Dec. 1991, pp. 36-56.
Hagersten et al., "Simple COMA Node Implementations," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, 12 pages date unknown.
Saulsbury et al., "An Argument for Simple COMA," Swedish Institute of Computer Science, 10 pages.
Hagersten et al., "Simple COMA," Ashley Saulsbury and Anders Landin Swedish Institute of Computer Science, Jul. 1993, pp. 233-259.

Affiliated with

Also associated with

Rating

Multiprocessing system using an access to a second memory space does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessing system using an access to a second memory space , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing system using an access to a second memory space will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-188276