Multiprocessing system employing an adaptive interrupt mapping m

Details Multiprocessing system employing an adaptive interrupt mapping m Multiprocessing system employing an adaptive interrupt mapping m

1995-03-21

1998-02-24

Harvey, Jack B.

395306, 395308, 395309, 395800, G06F 1300

Patent

active

057219311

ABSTRACT:
A symmetrical multiprocessing system is provided that includes a central interrupt control unit. The central interrupt control unit is coupled to a plurality of processing units and to a plurality of interrupt sources. The interrupt sources include a plurality of peripheral devices coupled to a first peripheral bus, such as a PCI bus. The interrupt sources also include devices coupled to a second peripheral bus, such as an ISA bus. The central interrupt control unit is operative in two modes. In a first mode, referred to as a pass through mode, interrupts from ISA peripheral devices are provided through an interrupt controller, such as cascaded type 8259 interrupt controllers, to the central interrupt control unit. The central interrupt control unit then passes the interrupt directly to a master processing unit. PCI interrupts are provided through a PCI mapper to other available interrupt inputs of the interrupt controller. The pass through mode advantageously allows backwards compatibility of the system with traditional operating systems such as DOS. During the advanced operating mode, the central interrupt control unit causes the PCI mapper to be disabled. In the advanced mode, interrupts from both PCI devices and ISA devices are provided directly to the central interrupt control unit. Since the PCI mapper is disabled during the advanced mode, additional ISA peripheral devices may be supported within the system without contending with PCI interrupts.

REFERENCES:
patent: 5317747 (1994-05-01), Mochida et al.
patent: 5506997 (1996-04-01), Maguire et al.
patent: 5530891 (1996-06-01), Gephardt
Russo, A.P., "The AlphaServer 2100 I/O Subsystem", Digital Technical Journal, Summer 1994, vol. 6, No. 3, ISSN 0898-901x, pp. 20-28, XP 000575573.
Rosenfeld, P., et al., "Bring PC Compatibility to the Intel 80C186", Electronic Design, vol. 37, No. 19, 14 Sep. 1989, pp. 93-96, 99, 101, 103, XP000065700.

Affiliated with

Also associated with

Rating

Multiprocessing system employing an adaptive interrupt mapping m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessing system employing an adaptive interrupt mapping m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessing system employing an adaptive interrupt mapping m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1882047