Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1980-08-04
1982-11-23
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
235 92DM, 235 92PE, 328 51, 328 49, H03K 2136, H03K 2134, H03K 2322
Patent
active
043607420
ABSTRACT:
An MOS parallel carry synchronous binary counter/clock rate divider circuit has a chain of simultaneously clocked T flip-flop interconnected by an improved enable logic circuit having a plurality of identical carry stages each associated with a different flip-flop except the first and last flip-flop of the chain. Each carry stage has an input terminal connected to the inverted enable input of its associated flip-flop, an output terminal connected to the inverted enable input of the next flip-flop in the chain, a transmission gate transistor having a conduction channel connected in series between the input and output terminals and a gate connected to the normal output of the associated flip-flop, and a depletion mode load transistor having a conduction channel connected between a VDD power supply terminal and the output terminal and a gate connected to the output terminal. The carry stage associated with the first flip-flop comprises an inverter having an input connected to the normal output of the first flip-flop and an output connected to the inverted enable input of the second flip-flop. The clock rate division signal provided by the output of the last flip-flop in the chain can be made programmable by including a programming network in each carry stage. The programming network comprises one or more transistors having conduction channels coupled in series between the output terminal and ground and having gates responsive to control signals for forcing a logic "0" level on the output terminal.
REFERENCES:
patent: 3593032 (1971-07-01), Ma
patent: 3943378 (1976-03-01), Beutler
patent: 4214173 (1980-07-01), Popper
patent: 4297591 (1981-10-01), Roesler et al.
Bell Telephone Laboratories Incorporated
Heyman John S.
Torsiglieri Arthur J.
LandOfFree
Synchronous binary-counter and programmable rate divider circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Synchronous binary-counter and programmable rate divider circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synchronous binary-counter and programmable rate divider circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1880744