Superscalar microprocessor having symmetrical, fixed issue posit

Details Superscalar microprocessor having symmetrical, fixed issue posit Superscalar microprocessor having symmetrical, fixed issue posit

1996-07-26

1999-05-04

Lall, Parshotam S.

395394, G06F 938

Patent

active

059013028

ABSTRACT:
A microprocessor employing a reorder buffer is configured with fixed, symmetrical issue positions. The symmetrical nature of the issue positions may increase the average number of instructions to be concurrently dispatched and executed by the microprocessor. In one embodiment, the reorder buffer allocates a line of storage sufficient to store instruction results corresponding to a maximum number of concurrently dispatchable instructions regardless of the number actually dispatched. The average number of unused locations within the line decreases as the average number of concurrently dispatched instructions increases.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4807115 (1989-02-01), Torng
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5345569 (1994-09-01), Tran
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5430851 (1995-07-01), Hirata et al.
patent: 5524263 (1996-06-01), Griffth et al.
patent: 5535346 (1996-07-01), Thomas, Jr.
patent: 5560032 (1996-09-01), Nguyen et al.
patent: 5574935 (1996-11-01), Vidwans et al.
patent: 5584038 (1996-12-01), Papworth et al.
patent: 5623628 (1997-04-01), Brayton et al.
patent: 5632023 (1997-05-01), White et al.
patent: 5689720 (1997-11-01), Nguyen et al.
patent: 5737624 (1998-04-01), Garg et al.
Intel, "Chapter 2: Microprocessor Architecture Overview," pp. 2-1 through 2-4.
Michael Slater, "AMD's K5 Designed to Outrun Pentium," Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Sebastian Rupley and John Clyman, "P6: The Next Step?," PC Magazine, Sep. 12, 1995, 16 pages.
Tom R. Halfhill, "AMB K6 Takes On Intel P6," BYTE, Jan. 1996, 4 pages.
Gaddis, et al, "FP 13.2: A 56 Entry Instruction Reorder Buffer," ISSCC96/Session 13/Microprocessors/Paper FP. 13.2, 1996 IEEE International Solid-State Circuits Conference, pp. 212-213, 447.
Wallace, et al, "Design and Implementation of a 100 MHz Reorder Buffer," Department of Electrical and Computer Engineering, University of California, Irvine, 0-7803-2428-May 1995, 1995, IEEE, pp. 42-45.
Lenell, John, "A 20MHz CMOS Reorder Buffer for a Superscalar Microprocessor," 4.sup.th NASA Symposium on VLSI Design, 1992, pp. 2.3.1-2.3.12.

Affiliated with

Also associated with

Rating

Superscalar microprocessor having symmetrical, fixed issue posit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Superscalar microprocessor having symmetrical, fixed issue posit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor having symmetrical, fixed issue posit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1876780