Data processor and method of processing data

Details Data processor and method of processing data Data processor and method of processing data

1996-08-20

1999-05-04

Coleman, Eric

39580001, G06F 930

Patent

active

059013010

ABSTRACT:
A second decoder (114) of an instruction decode unit (119) decodes an operation code for a multiply-add operation, and a second operation unit (117) receives two data stored in a register file (115) to perform the multiply-add operation. In parallel with the operations of the second decoder (114) and the second operation unit (117), a first decoder (113) of the instruction decode unit (119) decodes an operation code for 2 data load, and an operand access unit (104) causes two data (e.g., n bits each) stored in an internal data memory (105) to be transferred in parallel in the form of combined 2n-bit data to a first operation unit (116). Then, two predetermined registers of the register file (115) store the respective n-bit data from the first operation unit (116).

REFERENCES:
patent: 5201039 (1993-04-01), Sakamura
patent: 5481734 (1996-01-01), Yoshida
patent: 5485629 (1996-01-01), Dulong
patent: 5530817 (1996-06-01), Masubuchi
patent: 5630083 (1997-05-01), Carbine
patent: 5664136 (1997-09-01), Witt
Masaitsu Nakajima, Hiraku Nakano, Yasuhiro Nakakuru Tadahiro Yoshida Yoshiyuki Goi, Yuji Nakai, Reiji Segawa, Takashi Kishida, Hiroshi Kadota, Semiconductor Research Center, Matsushita electric Industrial Co., Ltd. OHMEGA: A VLSI Superscalar Processor Architecture for Numerical Applications 8345 Computer Architecture News, 18.sup.th Ann. Int. Symp. Computer Architecture, 19 (1991) May, No. 3, New York, US pp. 160-168.
Atsuchi Inoue and Kenji Takeda, Toshiba Corporation R&D Center Performance Evaluation for Variouss Configuration of Superscalar Processors 8345 Computer Architecture News 21(1993) Mar., No. 1, New York, US pp. 4-11.
Erdem Hokenek, member IEEE, Robert K. Motoye, member IEEEE, and Peter W. Cook, member IEEEE Second-Generation RISC Floating Point with Mulitply-Add Fused 8107 IEEE Journal of Solid-State Circuits, 25(1990) Oct., No. 5, New York, US pp. 1207-1212.
Kouhei Nadahara, Ichiro Kuroda, Masayuji Daito, Takashi Nakayama, NEC Corporation Low-Power Multimedia RISC 8207 IEEE Micro, 15(1995) Dec., No. 6, Los Alamito, CA, US pp. 20-29.
Lewis C. Eggebrecht, SAMS, pp. 59 to 62 and 67 to 68, "Interfacing to the IBM Personal Computer", 1990.

Affiliated with

Also associated with

Rating

Data processor and method of processing data does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Data processor and method of processing data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Data processor and method of processing data will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1876771