Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-10-27
1988-05-31
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307578, 365205, 365230, H03K 524, G11C 706, G11C 800
Patent
active
047483490
ABSTRACT:
A random access read/write MOS memory device consisting of an array of rows and columns of one-transistor memory cells employs a bistable sense amplifier circuit at the center of each column. The sense amplifier is of the dynamic type in that coupling transistors connect the column line halves to the cross-coupled driver transistors. The sources of the driver transistors are connected to ground through a sequentially timed, three step grounding arrangement employing two transistors, one having a dual channel implanted to provide two different threshold voltages. Active load devices connected to the column line halves provide pull-up of the voltage on the one-going column line half to a full Vdd level.
REFERENCES:
patent: 3387286 (1968-06-01), Dennard
patent: 3588844 (1971-06-01), Christensen
patent: 3909631 (1975-09-01), Kitagawa
patent: 3949383 (1976-04-01), Askin et al.
patent: 3969706 (1976-07-01), Proebsting et al.
patent: 4027294 (1977-05-01), Meusburger et al.
patent: 4028557 (1977-06-01), Wilson
patent: 4050061 (1977-09-01), Kitagawa
patent: 4061999 (1977-12-01), Proebsting et al.
patent: 4070590 (1978-01-01), Ieda et al.
patent: 4081701 (1978-03-01), White, Jr. et al.
patent: 4144590 (1979-03-01), Kitagawa et al.
patent: 4195357 (1980-03-01), Kuo et al.
patent: 4239993 (1980-12-01), McAlexander, III et al.
patent: 4262342 (1981-04-01), Tuan
patent: 4286178 (1981-08-01), Rao et al.
patent: 4508980 (1985-04-01), Puar
patent: 4543500 (1985-09-01), McAlexander, III et al.
Foss et al., "Peripheral Circuits for One-Transistor Cell MOS-RAM's", IEEE JSSC, vol. SC-10, No. 5, 10-1975, pp. 255-261.
Foss et al., An Analysis of the Intel i2104a, pub. by MOSAID, Inc., Ottawa, Canada, 3-1977.
Joynson et al., "Eliminating Threshold Losses in MOS Circuits by Bootstrapping Using Varactor Coupling", IEEE JSSC, vol. SC-7, No. 3, 6-1972, pp. 217-224.
Proebsting et al., "A TTL Compatible 4096-Bit N-Channel RAM", ISSCC Digest of Technical Papers, 2-1973, pp. 28-29.
Lee et al., "A 80ns 5V-Only Dynamic RAM", ISSCC Digest of Technical Papers, 2-1979, pp. 142-143.
Tasch, Jr. et al., "Charge Capacity Analysis of the Charge-Coupled RAM Cell", IEEE JSCC, vol. SC-11, No. 5, 10-1976, pp. 575-585.
Green et al., "A 4096 Bit, N-Channel, Single Transistor per cell RAM", Internationaler Elektronik-Arbeitskreis, 1973, pp. 4-13.
Askin et al., "Gated Output Word Decoder", IBM-TDB, vol. 17, No. 5, pp. 1359-1360, 10/1974.
Kuo et al., "16-K RAM Built with Proven Process May Offer High Start-Up Reliability", Electronics (pub.); pp. 81-86; 5/13/76.
Gray, "Three Level Word Line Pulse for Single FET Cell Arrays", IBM TDB; vol. 20, No. 5, pp. 1718-1719; 10/1977.
Rossi, "Bilevel Word Driver for Single-Device Cells", IBM-TDB; vol. 18, No. 7, pp. 2089-2090; 12/1975.
McAlexander, III Joseph C.
Mohan Rao G. R.
White, Jr. Lionel S.
Graham John G.
Heiting Leo N.
Hudspeth D. R.
Miller Stanley D.
Sharp Melvin
LandOfFree
High performance dynamic sense amplifier with voltage boost for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with High performance dynamic sense amplifier with voltage boost for , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High performance dynamic sense amplifier with voltage boost for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1876213