Processor condition sensing circuits, systems and methods

Details Processor condition sensing circuits, systems and methods Processor condition sensing circuits, systems and methods

1992-02-03

1996-07-09

Baker, Stephen M.

39518304, 39518306, G06F 11267, G06F 1134

Patent

active

055353312

ABSTRACT:
Operations of a data processing device are traced by detecting a jump address in the program counter sequence, and pushing the jump address onto a trace stack.

REFERENCES:
patent: 3673573 (1972-06-01), Smith
patent: 4788683 (1988-11-01), Hester et al.
patent: 4860195 (1989-08-01), Krauskopf
Zaks, R. et al., From Chips to Systems: An Introduction to Microcomputers, 2nd ed., Sybex, Inc., 1987, pp. 60-64.
Tamir, Y. et al., "Strategies for Managing the Register File in RISC", IEEE Transactions on Computers, vol. C-32, No. 11, Nov. 1983, pp. 977-989.
Tamir, Y. et al., "The Implementation and Application of Micro Rollback in Fault-Tolerant VLSI Systems", 18th Fault-Tolerant Computing Systems Conference, 1988, pp. 234-239.
van de Goor, A., Computer Architecture and Design, Addison-Wesley Pub. Co., 1989, pp. 212-213.

Affiliated with

Also associated with

Rating

Processor condition sensing circuits, systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Processor condition sensing circuits, systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Processor condition sensing circuits, systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1875390