Boots – shoes – and leggings
Patent
1995-02-09
1996-07-09
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364578, 361774, 361775, G06F 1750, G06F 1710
Patent
active
055351336
ABSTRACT:
Within an integrated circuit chip, digital logic gates are intercoupled by signal lines called nets. If one net (called the "victim net") has several segments that respectively lie next to several other nets (called "aggressor nets"), then a certain amount of crosstalk voltage will be coupled into the victim net by each of the aggressor nets; and that can cause a malfunction. But with the preset invention, a process is provided whereby an integrated circuit chip is physically laid out and built such that the total crosstalk voltage which is coupled into the victim net by all of the aggressor nets is kept within an acceptable level. This process includes a repetitive cycle where during each cycle, a previously tried layout is modified, and the crosstalk which is coupled into the victim net in the modified layout is estimated by means of a table. In one embodiment, the table estimates the peak crosstalk voltage per unit length which is coupled by each aggressor net separately; and in each repetitive cycle, the table is read separately for each aggressor net. In another embodiment, the table estimates the average peak crosstalk voltage per unit length which all of the aggressor nets together couple into the victim net; and in each repetitive cycle, the table is read only a single time.
REFERENCES:
patent: 4694403 (1987-09-01), Nomura
patent: 5010493 (1991-04-01), Matsumoto et al.
patent: 5198986 (1993-03-01), Ikeda et al.
patent: 5313398 (1994-05-01), Rohrer et al.
patent: 5379231 (1995-01-01), Pillage et al.
patent: 5392222 (1995-02-01), Noble
Chang et al., "HIVE: An Efficient Interconnect Capacitance Extractor to Support Submicron Multilevel Interconnect Designs," IEEE, 1991, pp. 294-297.
Genderen et al., "Reduced RC Models for IC Interconnections with Coupling Capacitances," IEEE, 1992, pp. 132-136.
Takayasu Sakurai, "Closed Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI's", IEEE, 1993, pp. 118-124.
David L. Rude, "Statistical Method of Noise Estimation in a Synchronous System," IEEE, 1994, pp. 514-519.
Joardar, Kuntal, "A Simple Approach to Modeling Cross-talk in Integrated Circuits," IEEE, 1994, pp. 1212-1219.
Goel et al., "Modeling of Crosstalk among GaAs-Based VLSI Interconnections", IEEE, Dec. 1989, pp. 361-368.
Petschauer Richard J.
Rothenberger Roland D.
Tumms Paul G.
Axenfeld Robert R.
Fassbender Charles J.
Phan Thai
Starr Mark T.
Teska Kevin J.
LandOfFree
Method of fabricating IC chips with table look-up estimated cros does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of fabricating IC chips with table look-up estimated cros, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of fabricating IC chips with table look-up estimated cros will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1873116