Patent
1995-11-22
1998-06-30
Heckler, Thomas M.
G06F 106
Patent
active
057747024
ABSTRACT:
A semiconductor integrated circuit comprising a clock pulse generator, peripheral function blocks and bus master modules. The peripheral function blocks are commonly supplied with a first system clock signal of a constant frequency generated on the basis of the output from the clock pulse generator. The bus master modules are fed with a second system clock signal generated on the basis of the pulse generator output. The frequency of the second system clock signal is variable and lower than that of the first system clock signal. The function blocks supplied with the first system clock signal are connected to a data bus separate from the one connected to the function blocks fed with the second system clock signal.
REFERENCES:
patent: 5115503 (1992-05-01), Durkin
patent: 5432468 (1995-07-01), Moriyama et al.
patent: 5479644 (1995-12-01), Hongo
patent: 5479648 (1995-12-01), Barbera et al.
patent: 5537581 (1996-07-01), Conary et al.
patent: 5560017 (1996-09-01), Barrett et al.
patent: 5586308 (1996-12-01), Hawkins et al.
Hashimura Koichi
Ishibashi Kenichi
Mitsuishi Naoki
Heckler Thomas M.
Hitachi , Ltd.
LandOfFree
Integrated circuit having function blocks operating in response does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Integrated circuit having function blocks operating in response , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit having function blocks operating in response will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1870477