Fishing – trapping – and vermin destroying
Patent
1993-12-02
1996-07-09
Fourson, George
Fishing, trapping, and vermin destroying
437200, 437 40, H01L 2144, H01L 2128
Patent
active
055344534
ABSTRACT:
A method of manufacturing a semiconductor device having a titanium silicide layer comprises the steps of forming a silicon layer and titanium layer on a polysilicon layer, washing a surface of the silicon layer, and heat treating the titanium layer after washing to make the titanium layer a titanium silicide.
REFERENCES:
patent: 4777150 (1988-10-01), Deneuville et al.
patent: 4814294 (1989-03-01), West et al.
patent: 4873204 (1989-10-01), Wong et al.
patent: 5124280 (1992-06-01), Wei et al.
patent: 5173450 (1992-12-01), Wei
S. W. Kang et al "Effects of amorphous silicon capping layer on arsenic redistribution during TiSi.sub.2 formation" Appl Phys Lett 54(8) 20 Feb. 1989 pp 693-695.
S. W. Kang, "The Effect of Amorphous Silicon Capping on Titanium During TiSi2 Formation by RTA", J. Materials Science, vol. 25, No. 1A, Jan. 1990, pp. 98-102.
Patent Abstracts of Japan, vol. 15, No. 390, Oct. 3, 1991 JPA A-03155 641.
Canon Kabushiki Kaisha
Everhart C.
Fourson George
LandOfFree
Method of manufacturing titanium silicide containing semiconduct does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing titanium silicide containing semiconduct, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing titanium silicide containing semiconduct will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1866967