Boots – shoes – and leggings
Patent
1995-08-01
1998-06-30
Teska, Kevin J.
Boots, shoes, and leggings
364488, 364490, 364489, 395250, H02B 120, H01L 23482
Patent
active
057743711
ABSTRACT:
Functional blocks and block external wiring are roughly laid out in a semiconductor integrated circuit. The positions of cells in the functional blocks, block internal wiring and the block external wiring are determined through calculation of delay time as a sum of block external delay time and block internal delay time, so that clock skew of each cell is within a limited range and the delay time is within a desired range. Wiring patterns are formed in accordance with the determined wiring. In determining the positions of the cells in the functional blocks and the block internal wiring, a template corresponding to a clock tree is formed, and the cells and the wires are laid out based on the clock tree structure on the template. Since the delay time can be adjusted, the respective cells of the respective functional blocks in one semiconductor integrated circuit or respective cells of respective semiconductor integrated circuits in one system can be synchronized one another. Since the layout of the semiconductor integrated circuit is designed by using a clock tree in a top-down fashion, the layout can be quickly designed without increasing an occupied area.
REFERENCES:
patent: 4698760 (1987-10-01), Lembach et al.
patent: 5218551 (1993-06-01), Agrawal et al.
patent: 5237514 (1993-08-01), Curtin
patent: 5274568 (1993-12-01), Blinne et al.
patent: 5420491 (1995-05-01), Minami
patent: 5452228 (1995-09-01), Arakawa et al.
patent: 5481209 (1996-01-01), Lim et al.
patent: 5521837 (1996-05-01), Frankle et al.
patent: 5557779 (1996-09-01), Minami
patent: 5564022 (1996-10-01), Debnath et al.
patent: 5581202 (1996-12-01), Yano et al.
Ren-Song Tsay, "Exact Zero Skew", Proc. IEEE International Conference on Computer Aided Design, 1991, pp. 336-339.
Masato Edahiro, "Delay Minimization for Zero-Skew Routing", Proc. IEEE International Conference on Computer Aided Design, 1993, pp. 563-566.
Matsushita Electric - Industrial Co., Ltd.
McNair Herbert
Teska Kevin J.
LandOfFree
Semiconductor integrated circuit and layout designing method for does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Semiconductor integrated circuit and layout designing method for, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Semiconductor integrated circuit and layout designing method for will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1866874