Microprocessor system with cache memory for eliminating unnecess

Details Microprocessor system with cache memory for eliminating unnecess Microprocessor system with cache memory for eliminating unnecess

1995-05-12

1998-05-19

Robertson, David L.

395466, 395472, G06F 1300

Patent

active

057548200

ABSTRACT:
In a cache memory control apparatus, a cache hit ratio of a cache memory is increased by employing both of control information (cacheable or non-cacheable) and condition information (invalidation or validation) to avoid unnecessary invalidation of the cache data. The microprocessor system with a cache memory control apparatus includes a microprocessor for processing various data. A main memory unit stores main data in a designated physical address allocated by a page unit. An auxiliary memory unit stores auxiliary data in a designated physical address allocated by a page unit. A cache memory temporarily stores a portion of the main data to be stored in the main memory unit. A virtual memory space manages by a virtual address to transfer the main data between the microprocessor and the main memory unit through the cache memory and also to transfer the auxiliary data between the microprocessor and the auxiliary memory units. A virtual memory control unit controls the virtual memory space and outputs an indicating information of cacheable or non-cacheable. A register stores a mode value which is given from the microprocessor to discriminate data from the microprocessor to be stored in the main memory unit or in the auxiliary memory units. A cache memory control unit lets the cache memory be cacheable or non-cacheable based upon the indicating information from the virtual memory control unit and, in a case of non-cacheable and the mode value discriminating the data from the microprocessor to be stored in the auxiliary memory units, lets the microprocessor directly access the auxiliary memory units and lets the cache memory keep valid.

REFERENCES:
patent: 4816991 (1989-03-01), Watanabe et al.
patent: 4885680 (1989-12-01), Anthony et al.
patent: 4933835 (1990-06-01), Sach et al.
patent: 5091850 (1992-02-01), Culley
patent: 5097532 (1992-03-01), Borup et al.
patent: 5155834 (1992-10-01), Ryan et al.
patent: 5157774 (1992-10-01), Culley
patent: 5226133 (1993-07-01), Taylor et al.
patent: 5283880 (1994-02-01), Marcias-Garza
patent: 5303364 (1994-04-01), Mayer et al.
patent: 5307477 (1994-04-01), Taylor et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
"SPARC RISC User's Guide", Ross Technologies, Inc., Feb. 1990, pp. 4-1 to 4-83.

Affiliated with

Also associated with

Rating

Microprocessor system with cache memory for eliminating unnecess does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor system with cache memory for eliminating unnecess, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor system with cache memory for eliminating unnecess will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1863732