Method of designing FPGAs for dynamically reconfigurable computi

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

39550018, G06F 1750

Patent

active

060787368

ABSTRACT:
A method of designing FPGAs for reconfigurable computing comprises a software environment for reconfigurable coprocessor applications. This environment comprises a standard high level language compiler (i.e. Java) and a set of libraries. The FPGA is configured directly from a host processor, configuration, reconfiguration and host run-time operation being supported in a single piece of code. Design compile times on the order of seconds and built-in support for parameterized cells are significant features of the inventive method.

REFERENCES:
patent: 5109353 (1992-04-01), Sample et al.
patent: 5499192 (1996-03-01), Knapp et al.
patent: 5684980 (1997-11-01), Casselman
patent: 5802290 (1998-09-01), Casselman
Eric Lechner and Steven A. Guccione: "The Java Environment for Reconfigurable Computing". Proceedings, Field-Programmable Logic and Applications, 7th International Workshop, FPL '97, London, UK Sep. 1-3, 1997, pp. 284-293.
Xilinx, Inc., "The Programmable Logic Data Book," Sep. 1996, available from Xilinx, Inc., 2100 Logic Drive, San Jose, California 95124. pp. 4-251 to 4-286.
Iseli et al; "A C + + compiler for FPGA custom execution units synthesis"; IEEE Symp. FPGAs for Custom Computing Machines; pp. 173-179, Apr. 1995.
Peterson et al; "Scheduling and partitioning ANSI-C programs onto multi-FPGA CCM architectures"; pp. 178-187, Apr. 1996.
Guccione; "A data-parallel programming model for reconfigurable architectures"; pp. 79-87, Apr. 1993.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of designing FPGAs for dynamically reconfigurable computi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of designing FPGAs for dynamically reconfigurable computi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of designing FPGAs for dynamically reconfigurable computi will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1860972

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.