Boots – shoes – and leggings
Patent
1992-03-17
1993-11-23
Dixon, Joseph L.
Boots, shoes, and leggings
395425, 364DIG1, G06F 1210, G06F 1214
Patent
active
052652270
ABSTRACT:
A translation look-aside buffer is implemented utilizing a four-way set associative cache memory having four lines of 16 sets each. A virtual address tag and its corresponding physical address tag, as well as a number of status bits which control the type of access permitted for a given virtual address, are stored in the translation look-aside buffer. A portion of the inputted virtual address signal is used to provide a virtual address tag and is compared to the virtual address tag in the buffer memory. When the virtual address tag comparison is achieved, the physical address tags are provided as an output from the translation look-aside buffer. Also at the same time, a fault detection circuit performs various fault detection logic on the status bits, depending on the execution cycle being performed, such as read/write cycle or user/supervisor mode. If a hit occurs with one of the stored virtual address tags, its physical address tag is used, but only if a fault indication does not occur thereby generating a trap. The comparison of the virtual address tags, the generation of the physical address tag and checking of the status bits for fault detection is performed simultaneously in parallel so that only one clock cycle is needed to generate a physical address tag and a fault signal, if any, from the address translation look-aside buffer.
REFERENCES:
patent: 4241401 (1989-12-01), De Ward et al.
patent: 4332010 (1982-05-01), Messina et al.
patent: 4581702 (1986-04-01), Saroka et al.
patent: 4589092 (1986-05-01), Matick
patent: 4638426 (1987-01-01), Chang et al.
patent: 4641277 (1987-02-01), Yata et al.
patent: 4775955 (1988-10-01), Liu
patent: 4809160 (1989-02-01), Mahon et al.
patent: 4885680 (1989-12-01), Anthony et al.
patent: 4890223 (1989-12-01), Cruess et al.
patent: 5008811 (1991-04-01), Scalzi et al.
patent: 5025366 (1991-06-01), Baror
patent: 5055999 (1991-10-01), Frank et al.
Kohn Leslie D.
Rotem Shai
Dixon Joseph L.
Intel Corporation
Whitfield Michael A.
LandOfFree
Parallel protection checking in an address translation look-asid does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Parallel protection checking in an address translation look-asid, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Parallel protection checking in an address translation look-asid will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1856820