Boots – shoes – and leggings
Patent
1987-06-01
1992-07-07
Shaw, Gareth D.
Boots, shoes, and leggings
364784, 364DIG1, 3642283, 3642291, 3642319, 3642457, 3642471, 3642544, 364255, 364258, 3642581, 3642292, 3642303, 3642304, 382 27, 382 49, G06F 1580, G06F 750, G06F 1562, G06K 954
Patent
active
051290928
ABSTRACT:
A system for processing data matrices such as images and spatially related data includes a plurality of neighborhood processing units connected in a linear chain with direct data communication links between adjacent processing units. A sequence of instructions are sent to the processing units by a single controller, where all neighborhood processing units in the system receive the same instruction at any given cycle in the instruction sequence. The width of the data matrix array is the same as a number of processors, so that there is one processor per column in the data matrix. The memory associated with each processor is external and large enough to hold the entire image or data matrix. The processors are able to operate arithmetically in a serial or parallel mode, where an efficient means is provided to transpose 8.times.8 bit submatrices between the two modes. An indirect addressing means is provided which operates on byte-wide memories external to the processing unit.
REFERENCES:
patent: 3537074 (1970-10-01), Stokes et al.
patent: 3582899 (1971-06-01), Semmelhaack
patent: 3970993 (1976-07-01), Finnila
patent: 4174514 (1979-11-01), Sternberg
patent: 4215401 (1980-07-01), Holsztynski et al.
patent: 4314349 (1982-02-01), Batcher
patent: 4525797 (1985-06-01), Holden
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4731724 (1988-03-01), Michel et al.
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4739474 (1988-04-01), Holsztynski
patent: 4787057 (1988-11-01), Hammond
patent: 4829585 (1989-05-01), Pape
Fisher, A. L., "Scan Line Array Processors for Image Computation," IEEE Conference Proceedings of the 13th Annual International Symposium on Computer Architecture, pp. 338-345 (Jun. 2-5, 1986).
Budzinski et al., "A Restructurable Integrated Circuit for Implementing Programmable Digital Systems," Computer, vol. 15, No. 3, pp. 43-54, (Mar. 1982).
Fountain, P. J., "A Survey of Bit-Serial Array Processor Circuits," Computing Structures for Image Processing, pp. 1-14 (1983).
Danielsson, P-E., "Lipp-Proposals for the Design of an Image Processor Array," Computing Structures for Image Processing, pp. 157-178, (1983).
O'Leary, D. P., "Systolic Arrays for Matrix Transpose and Other Reorderings," IEEE Transactions on Computers, vol. C-36, No. 1, (Jan. 1987).
Fisher et al., "Real-Time Image Processing on Scan Line Array Processors," IEEE Work Shop on Pattern Analysis and Image Data Base Management, pp. 484-489 (Nov. 18-20, 1985).
Kondo et al., "An LSI Adaptive Array Processor," IEEE Journal of Solid-State Circuits, vol. SC-18, No. 2, pp. 147-156 (Apr. 1983).
Graham et al., "Parallel Algorithms and Architectures for Optimal State Estimation," IEEE Transactions on Computers, vol. C-34, No. 1, (Nov. 1985).
Wilson, S. S., "The Pixie-5000--A Systolic Array Processor," Work Shop on Computer Architecture for Pattern Analysis and Image Data Base Management, pp. 477-483 (1985).
Strong, J. P., "Basic Imaging Processing Algorithms on the Massively Parallel Processor," Multicomputers and Image Processing, pp. 48-52 (1982).
Ralston et al., Encyclopedia of Computer Science and Engineering, pp. 14-15 and 714 (2nd Ed. 1983).
Applied Intelligent Systems,Inc.
Fagan Matthew C.
Gossett Dykema
Shaw Gareth D.
LandOfFree
Linear chain of parallel processors and method of using same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Linear chain of parallel processors and method of using same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Linear chain of parallel processors and method of using same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1837033