Operand address calculation in a pipeline processor by decomposi

Details Operand address calculation in a pipeline processor by decomposi Operand address calculation in a pipeline processor by decomposi

1989-02-21

1992-07-07

Eng, David Y.

Boots, shoes, and leggings

3642318, 3642551, 3649483, 364955, G06F 932

Patent

active

051290685

ABSTRACT:
A pipeline data processor includes an instruction fetch unit, an instruction decoding unit, an address calculation unit, an operand fetch unit and an instruction operation execution unit. After an instruction, or a part of an instruction, is sent from the instruction fetch unit to the decoding unit, the decoding unit decodes at least a portion of the instruction. For some instructions, the decoding unit outputs two or more step codes to achieve processing of a single operand address. In one embodiment, the operand specifier of the instruction includes a base value and at least one address extension field. The decoding unit outputs a first step code based on the base value and, subsequently, a second step code based on the address extension field. In another embodiment, an operand specifier can include up to an arbitrary number of address extension fields. The decoding unit outputs a step code corresponding to the base value of the address and another step code for each of the plurality of address extension fields. The address calculation unit sequentially receives the plurality of step codes which relate to a single operand and, when address calculation of the operand is completed, sends the result as a fuuther step code to the operand fetch unit.

REFERENCES:
patent: 3614741 (1971-10-01), McFarland
patent: 4241397 (1980-12-01), Strecker et al.
patent: 4398245 (1983-08-01), Fujita
patent: 4612613 (1986-09-01), Gershenson et al.
patent: 4827402 (1989-05-01), Wada
patent: 4901236 (1990-02-01), Utsumi
patent: 4901316 (1990-02-01), Igarashi
patent: 4967339 (1990-10-01), Fukumaru et al.
"Branch Prediction Strategies and Branch Target Buffer Design," Johnny K. F. Lee, et al, Computer, vol. 17, No. 1, Jan. 1984.
"Architecture of the TRON VLSI CPU," K. Sakamura, IEEE Micro, Apr. 1987.

Affiliated with

Also associated with

Rating

Operand address calculation in a pipeline processor by decomposi does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Operand address calculation in a pipeline processor by decomposi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operand address calculation in a pipeline processor by decomposi will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1836655