Method of organizing a memory for fault tolerance

Details Method of organizing a memory for fault tolerance Method of organizing a memory for fault tolerance

1989-12-20

1992-07-07

Smith, Jerry

Excavating

G06F 1100

Patent

active

051289415

ABSTRACT:
A memory system containing groups of random access memory (RAM) devices further includes apparatus for distributing input memory addresses so diffused so as to cause the selection of different relative physical cell locations within each RAM device being accessed to provide a single word of information.

REFERENCES:
patent: 3644902 (1972-02-01), Beausoleil
patent: 3781826 (1973-12-01), Beausoleil
patent: 4692923 (1987-09-01), Poeppelman
patent: 4782488 (1988-11-01), Anderson
patent: 4811299 (1989-03-01), Miyazawa et al.
patent: 4918692 (1990-04-01), Hidaka et al.
Beausoleil, IBM Technical Disclosure Bulletin, vol. 11, No. 12 pp. 1692-1693, May 1969.
Singh et al., IBM Technical Disclosure Bulletin, vol. 26, No. 6 pp. 2747-2748, Nov. 1983.

Affiliated with

Also associated with

Rating

Method of organizing a memory for fault tolerance does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of organizing a memory for fault tolerance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of organizing a memory for fault tolerance will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1835125