Method of forming a wiring pattern for a semiconductor device

Fishing – trapping – and vermin destroying

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

437190, 437195, 437203, H01L 2144

Patent

active

051282780

ABSTRACT:
A method of forming a conductive pattern for a semiconductor device free from troubles attributable current leakage and having high reliability. Contact holes are formed in an insulating film formed over a semiconductor substrate by selectively etching portions of the insulating film corresponding to the contact holes so that portions of the semiconductor substrate corresponding to the contact holes are etched in recesses. Insulating side walls are formed on the side surface of the contact holes so as to reach the bottom of the recesses, the contact holes are filled up with a conductive substance by a selective CVD process, a conductive film is formed over the entire surface of insulating film so as to be connected to the conductive substance filling up the contact holes, and then portions of the conductive film are removed to form a conductive pattern.

REFERENCES:
patent: 4597164 (1986-07-01), Havemann
patent: 4898841 (1990-02-01), Ho
patent: 4963511 (1990-10-01), Smith
patent: 4981809 (1991-01-01), Mitsuaki et al.
patent: 5010039 (1991-04-01), Ku et al.
patent: 5026658 (1991-06-01), Fuse et al.
K. C. Saraswat, et al., "Selective CVD of Tungsten for VLSI Technology" Processing of 2nd Int'l Symp. VLSI Science & Tech, vol. 84-7, pp. 409-419.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of forming a wiring pattern for a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of forming a wiring pattern for a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of forming a wiring pattern for a semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1829496

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.