Transistor-level timing and power simulator and power analyzer

Details Transistor-level timing and power simulator and power analyzer Transistor-level timing and power simulator and power analyzer

1993-03-29

1995-08-29

Ramirez, Ellis B.

Boots, shoes, and leggings

364488, G06F 1560, G06F 1520

Patent

active

054466768

ABSTRACT:
A method for accurately simulating the timing and power behavior of digital MOS circuits is provided. The method includes piece-wise linear modeling of transistors, dynamic and static construction of channel connected components, event driven simulation and current measuring capabilities for power supplies, grounds, and individual resistors and transistors.

REFERENCES:
patent: 4907180 (1990-03-01), Smith
Halliday, "dv/dt Automates Creating Timing Diagras"; Communication Channels May 1991.
Aida; "Timing Verifier Technical Spec."; 1987.
Geus; "Logic Synthesis Speeds ASIC design"; IEEE Spectrum 1989.
Aron; "The Program Development Process"; Addison-Wesley 1983.
S. Chan, S. Wang, and D. Millman, "Managing IC Power Needs," High Performance Systems, pp. 69-70, 73-74, Apr. 1990.
W. S. Song and L. A. Glasser, "Power Distribution Techniques for VLSI Circuits," IEEE J. of Solid State Circuits, vol. SC-21, No. 1, pp. 150-156, Feb. 1986.
S. Chowdhury and M. A. Breuer, "Minimal Area Sizing for Power and Ground Nets for VLSI Circuits," In Proceedings of the 4th MIT Conference on Advanced Research on VLSI, pp. 141-169, 1986.
J. R. Black, "Electromigration Failure Modes in Aluminum Metallization for Semiconductor Devices", Proc. of the IEEE, vol. 57, No. 9, pp. 1587-1594, Sep. 1969.
U. Jagau, "SIMCURRENT--An Efficient Program for the Estimation of the Current Flow of Complex CMOS Circuits," In IEEE ICCAD Digest of Technical Papers, pp. 396-399, Nov. 1990.
C. J. Terman, "Simulation Tools for Digital LSI Design," PhD thesis, Massachjusetts Institute of Technology, Laboratory for Computer Science, Sep. 1983.
B. R. Chawla, H. K. Gummel, and P. Kozah, "MOTIS, An MOS Timing Simulator," IEEE Trans. on Circuits and Systems, vol. CAS-22, No. 12, pp. 901-910, Dec. 1975.
A. R. Newton, "Techniques for the Simulation of Large-Scale Integrated Circuits," IEEE Trans. on Circuits and Systems, vol. CAS-26, No. 9, pp. 741-749, Sep. 1979.
S. P. Fan, M. Y. Hsueh, A. R. Newton, and D. O. Pederson, "MOTIS-C: A New Circuit Simulator for MOS LSI Circuits," In Proceedings of ISCAS, pp. 700-701, Apr. 1977.
P. Odryna and S. Nassif, "The ADEPT Timing Simulation Algorithm," VLSI Systems Design, pp. 24-34, Mar. 1986.
R. A. Saleh, J. E. Kleckner, and A. R. Newton, "Iterated Timing Analysis in SPLICE 1," In ICCAD Digest of Technical Papers, pp. 139-140, 1983.
R. Burch, F. Najm, P. Yang and D. Hocevar, "Pattern-Independent Current Estimation for Reliability Analysis of CMOS Circuits," In Proceedings of the IEEE design Automation Conference, pp. 294-299, 1988.
L. A. Glasser, D. W. Dobberpuhl, The Design and Analysis of VLSI Circuits, pp. 97-101, Addison-Wesley, 1985.
Terman, Circuit Description and Simulation--NET, CNET, RSIM, PRESIM and NL User's Manual, Massachusetts Institute of Techology, 1986.

Affiliated with

Also associated with

Rating

Transistor-level timing and power simulator and power analyzer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Transistor-level timing and power simulator and power analyzer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Transistor-level timing and power simulator and power analyzer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1824693