Split multiply operation

Details Split multiply operation Split multiply operation

1993-11-30

1995-08-29

Envall, Jr., Roy N.

Boots, shoes, and leggings

G06F 752

Patent

active

054466512

ABSTRACT:
A multiplier (220) selectively multiplies either a pair of 2N bit digital numbers or two pair of N bit digital numbers. The multiplier (220) includes a first input encoding circuit (350), a second input encoding circuit (352), a number of partial product generators (353, 354, 356, 363, 364, 366) and a set of adders (355, 357, 365, 367, 368, 369). The first input encoder circuit (350) generates partial product control signals from a first data word holding either a first 2N bit number or a first pair of N bit numbers. The second input encoding circuit (352) generates partial product input signals to the partial product generators (353, 354, 356, 363, 364, 366) from a second data word holding either a second 2N bit number or a second pair of N bit numbers. A first set of adders (355, 357) forms a weighted first sum of the first set of partial products signals. A second set of adders (365, 367) forms a weighted second sum of said second set of partial product signals. A third adder ( 368) forms a weighted sum of the first and second sums. The multiplexer (369) forms an output from the third adder in the 2N by 2N multiplication mode and forms an output having least significant bits corresponding to the first sum and most significant bits corresponding to the second sum in the pair of N by N multiplications modes.

REFERENCES:
patent: 4153938 (1979-05-01), Ghest et al.
patent: 4168530 (1979-09-01), Gajski et al.
patent: 4538239 (1985-08-01), Magar
patent: 4646257 (1987-02-01), Essig et al.
patent: 4665500 (1987-05-01), Poland
patent: 4692888 (1987-09-01), New
patent: 4825401 (1989-04-01), Ikumi
patent: 4893268 (1990-01-01), Denman, Jr. et al.
patent: 4910701 (1990-03-01), Gibbons et al.
patent: 4949292 (1990-08-01), Hoshino et al.
patent: 5036482 (1991-07-01), Saini
patent: 5185714 (1993-02-01), Nakayama
patent: 5197140 (1993-03-01), Balmer
patent: 5208770 (1993-05-01), Ito
patent: 5212777 (1993-05-01), Gove et al.
patent: 5226125 (1993-07-01), Balmer et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5241492 (1993-08-01), Girardeau, Jr.
Microprocessor Report Slater, Michael, "IIT Ships Programmable Video Processor," vol. 5, No. 20, Oct. 30, 1991, pp. 1, 6-7, 13.

Affiliated with

Also associated with

Rating

Split multiply operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split multiply operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split multiply operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1824470