Multiprocessor level change synchronization apparatus

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1314

Patent

active

048020877

ABSTRACT:
An apparatus is included within the bus interface circuits of each processing unit of a multiprocessing system which connect in common with the other units of the system to an asynchronous system bus. The apparatus and interrupt signal couple to the processing unit's level register and interrupt circuits. In response to a command specifying a level change, the apparatus conditions these circuits to store level and interrupt signals applied to the system bus as part of such CPU command during a bus cycle of operation granted to the processing unit on a priority basis. This ensures the reliable switching between interrupt levels and the notification of such level changes to the other units of the system without interference from other processing units.

REFERENCES:
patent: 4035780 (1977-07-01), Kristick et al.
patent: 4459665 (1984-07-01), Miu et al.
patent: 4464717 (1984-08-01), Keeley et al.
patent: 4470111 (1984-09-01), Jenkins et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiprocessor level change synchronization apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiprocessor level change synchronization apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiprocessor level change synchronization apparatus will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-182011

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.