Fault tolerant error correction circuit

Details Fault tolerant error correction circuit Fault tolerant error correction circuit

1981-06-22

1983-11-22

Smith, Jerry

Excavating

371 49, 371 38, G06F 1110

Patent

active

044173393

ABSTRACT:
A fault tolerant error correction circuit utilizing any modified Hamming code is disclosed. In addition to correcting single bit errors and detecting double bit errors, the error correction circuit disclosed can tolerate the failure of any single parity check subcircuit without corrupting the information bits of a correct input data pattern. Improved reliability results because a using system will remain UP if there is a single bit error in the input data pattern or faults in a single parity check subcircuit, but not both. If both an error and a fault do occur, the error correction circuit will either report a double bit error or a correct output will be generated with no error indication.

REFERENCES:
patent: 3831144 (1974-08-01), En
patent: 3983536 (1976-09-01), Telfer
patent: 4005405 (1977-01-01), West
patent: 4077028 (1978-02-01), Lui et al.
patent: 4168486 (1979-09-01), Legory
patent: 4175692 (1979-11-01), Watanabe
patent: 4201337 (1980-05-01), Lewis et al.
patent: 4291407 (1981-09-01), Armstrong
patent: 4296494 (1981-10-01), Ishikawa et al.
patent: 4334309 (1982-06-01), Bannon et al.
patent: 4340964 (1982-06-01), Sprick et al.
patent: 4345328 (1982-08-01), White
patent: 4359772 (1982-11-01), Patel

Affiliated with

Also associated with

Rating

Fault tolerant error correction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Fault tolerant error correction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault tolerant error correction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1818515