Exception handling method and apparatus in data processing syste

Details Exception handling method and apparatus in data processing syste Exception handling method and apparatus in data processing syste

1995-08-03

1997-12-23

Auve, Glenn A.

395570, 395591, G06F 946

Patent

active

057014930

ABSTRACT:
A CPU architecture is provided having a user mode (User32), a plurality of exception modes (IRQ32 etc) and a system mode (System) entered via one of the exception modes. The system mode re-uses the same set of registers (16) as the user mode and yet has access to a set of privileged resources compared to the standard resources of the user mode. Interrupt of the same type are disabled when the system is already in that exception mode, but are re-enabled when the system is moved into the system mode. Branch instructions may be used in the user and system modes, but not the exception modes.

REFERENCES:
patent: 5036458 (1991-07-01), Matsushima et al.
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5386563 (1995-01-01), Thomas
patent: 5530873 (1996-06-01), Takano
patent: 5535397 (1996-07-01), Durante et al.

Affiliated with

Also associated with

Rating

Exception handling method and apparatus in data processing syste does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Exception handling method and apparatus in data processing syste, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exception handling method and apparatus in data processing syste will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1808564