Method and apparatus to reduce signal delay mismatch in a high s

Details Method and apparatus to reduce signal delay mismatch in a high s Method and apparatus to reduce signal delay mismatch in a high s

1997-01-13

1999-09-07

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327263, 326 31, H03K 513

Patent

active

059492694

ABSTRACT:
A device for compensating a signal delay introduced by a second circuit is provided. The second circuit is configured to receive a signal and to output the signal with the first delay if the first signal transitions from a first to a second logic level. The second circuit is configured to output the signal with the second delay if the first signal transitions from the second to the first logic level. The device according to the present invention includes a first circuit that is configured to receive the signal. The first circuit is configured to introduce the first delay, if the signal transitions from a second to a first logic level. The first circuit is configured to introduce the second delay if the signal transitions from the first to the second logic level.

REFERENCES:
patent: 4890016 (1989-12-01), Tanka et al.
patent: 5130582 (1992-07-01), Ishihara et al.

Affiliated with

Also associated with

Rating

Method and apparatus to reduce signal delay mismatch in a high s does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus to reduce signal delay mismatch in a high s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus to reduce signal delay mismatch in a high s will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1807772