Boots – shoes – and leggings
Patent
1995-12-20
1996-07-16
Beausoliel, Jr., Robert W.
Boots, shoes, and leggings
3642328, 364DIG1, G06F 1130
Patent
active
055375367
ABSTRACT:
A circuit controlling the transmission of information from a testing probe to an ICE.TM. base unit for debugging an electronic component having a dedicated bus. The circuit comprises a plurality of gate arrays coupled together to operate in a pipeline fashion. Each of the plurality of gate arrays includes a bus tracking component, a formatting component, filtering circuitry and address translation circuitry. The bus tracking component monitors the dedicated bus and transfers internal command signals to its associated formatting component and formatting components of the other gate arrays. The formatting component transfers only completed data to the ICE.TM. base unit for tracing. If in "Format" mode, the formatting component synchronously aligns the completed data and its associated addressing information before transferring such information to the ICE.TM. base unit. In "Raw" mode, however, information from the electronic component is immediately transferred to the ICE.TM. base unit without alignment. The filtering circuitry enables selective tracing of a type(s) of bus cycle(s) by signaling the ICE.TM. base unit whether or not to trace the frame during this particular bus cycle. The address translation circuitry calculates various address information required by the ICE.TM. base unit but is not transmitted by the electronic component to minimize required operations by word recognizers in the ICE.TM. base unit.
REFERENCES:
patent: 4674089 (1987-06-01), Poret et al.
patent: 4796258 (1989-01-01), Boyce et al.
patent: 5056013 (1991-10-01), Yamamoto
patent: 5132971 (1992-07-01), Oguma et al.
patent: 5329471 (1994-07-01), Swoboda et al.
patent: 5333307 (1994-07-01), Shirk et al.
Pasternak & Hike, In Circuit-Emulation in ASIC Architectural Core Designs, ASIC '89 (IEEE) Second Annual Seminar, at pp. 6-4.1.
Cravatta, Logic Cell Emulation for ASIC In-Circuit Emulators, ASIC '90 (IEEE) Third Annual Seminar, at pp. 5-2.1.
Beausoliel, Jr. Robert W.
Fisch Alan M.
Intel Corporation
LandOfFree
Apparatus and method for debugging electronic components through does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for debugging electronic components through, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for debugging electronic components through will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1791779