Sample hold circuit

Details Sample hold circuit Sample hold circuit

1987-09-02

1989-01-31

Zazworsky, John

Electrical transmission or interconnection systems

Personnel safety or limit control features

Interlock

328151, G11C 2702

Patent

active

048018236

ABSTRACT:
A sample hold circuit consists of a variable gain voltage-to-current converter and an integration circuit which are connected in series. The conversion gain of the variable gain voltage-to-current converter varies in response to a level of a sampling pulse and one of a follow mode and a hold mode is selected in response to the level of the sampling pulse. In the follow mode when the level of the sampling pulse is high, the conversion gain of the converter is set to the maximum and an output signal of the integration circuit follows up an analog input signal which is inputted into the converter. In the hold mode when the level of the sampling pulse is low, the conversion gain of the converter is set to the minimum and the level of the output signal of the integration circuit is held at a level just before the hold mode is selected.

REFERENCES:
patent: 3643110 (1972-02-01), Thompson
patent: 3702942 (1972-11-01), Aguirre
patent: 4636659 (1987-01-01), Sugimoto
R. A. DePerna, "Signal is Sampled and held for 1 Minute" Electronics, May 1, 1967, pp. 71-72.

Affiliated with

Also associated with

Rating

Sample hold circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Sample hold circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sample hold circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-178999