Metal working – Method of mechanical manufacture – Assembling or joining
Patent
1985-04-01
1987-03-17
Hearn, Brian E.
Metal working
Method of mechanical manufacture
Assembling or joining
29576W, 29578, 29576B, 148 15, 148DIG85, 148DIG43, 148175, 148DIG122, H01L 2176
Patent
active
046496300
ABSTRACT:
A process is disclosed for controllably providing dielectrically isolated semiconductor regions having a uniform and well defined thickness. Grooves are formed in a first surface of a semiconductor substrate and then a dielectric layer is formed covering that surface and the grooves extending into the surface. A layer of backing material such as polycrystalline silicon is formed overlying the dielectric layer. A semiconductor substrate is then thinned to form a new surface with portions of the dielectric layer and backing material exposed at that surface. A semiconductor layer is epitaxially grown overlying the new surface with the semiconductor layer having a monocrystalline structure where it is grown on exposed regions of the original substrate and having a polycrystalline structure otherwise. An oxidation masking layer is formed overlying those portions of the semiconductor layer which have a monocrystalline structure. Those portions of the semiconductor layer which are not covered by the oxidation masking layer are then oxidized to form an oxide extending through the semiconductor layer to the underlying dielectric layer. This oxide plus the original dielectric layer thus surround and isolate individual regions in which a portion of the original substrate has an epitaxial layer of semiconductor material grown thereon.
REFERENCES:
patent: 3412295 (1968-11-01), Grebene
patent: 3587166 (1971-06-01), Alexander et al.
patent: 3614558 (1971-10-01), LeCan et al.
patent: 3769562 (1973-10-01), Bean
patent: 3834958 (1974-09-01), Bean et al.
patent: 3871007 (1975-03-01), Wakamiya et al.
patent: 3954522 (1976-05-01), Roberson
patent: 4004046 (1971-01-01), Price
patent: 4290831 (1981-09-01), Ports et al.
Lee, F. H., "Dielectrically Isolated Saturating Circuits" in IEEE Transactions on Electron Devices, vol. ED-15, No. 9, Sep. 1968, pp. 645-650.
Abbas "Recessed Oxide Isolation Process", IBM Tech. Disc. Bul., vol. 20, No. 1, Jun. 1977, pp. 144-145.
Boag et al. "Optimized Thickness of Silicon Nitrides Silicon Oxide Dielectric--" IBM Tech. Disc. Bul., vol. 20, No. 3, Aug. 1977, pp. 1010-1011.
Boland Bernard W.
Sanders Paul W.
Barbee Joe E.
Fisher John A.
Hearn Brian E.
Motorola Inc.
Quach Tuan
LandOfFree
Process for dielectrically isolated semiconductor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Process for dielectrically isolated semiconductor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for dielectrically isolated semiconductor structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1779600