Design automation method for digital electronic circuits

Details Design automation method for digital electronic circuits Design automation method for digital electronic circuits

1994-12-20

1995-10-31

Teska, Kevin J.

Boots, shoes, and leggings

364488, 364490, 364578, 364176, 364491, 395500, 371 226, 371 225, 371 223, 371 221, H01L 2500, G01R 1512, H04B 1700, G05B 2302

Patent

active

054635624

ABSTRACT:
A design automation method for digital electronic circuits, including the steps of synthesizing a circuit including at least one logic tree, and then automatically partitioning the logic tree. The automatic partitioning process involves first identifying a set of driving bits for each of a set of points within the tree, ie the tree inputs that affect each of those points. Then, for each of those points, the partitioning process identifies a set of splittable input bits that can be isolated by insertion of a fence register at that point, and identifies which of those points are possible fence points, having more than one splittable input bit. Finally, the partitioning process selects a sub-set of the possible fence points, sufficient to reduce the number of inputs to the logic tree to a value less than a predetermined limit, and inserts fence registers at those points. In this way, the number of inputs to the logic tree can be made small enough (e.g. 17 or less) to allow exhaustive testing of the circuit.

REFERENCES:
patent: 4577276 (1986-03-01), Dunlop et al.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 4815003 (1989-03-01), Putatunda et al.
patent: 4908772 (1990-03-01), Chi
patent: 4918614 (1990-04-01), Modarres et al.
patent: 4922432 (1990-05-01), Kobayashi et al.
patent: 5187671 (1993-02-01), Cobb
patent: 5189628 (1993-02-01), Olsen et al.
patent: 5202840 (1993-04-01), Wong
Automatic Partitioning for deterministic Test Jan. 1992 IEEE Crestani et al.
VLSI Design Synthesis with testability Jan. 1988 IEEE Gebotys et al.

Affiliated with

Also associated with

Rating

Design automation method for digital electronic circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Design automation method for digital electronic circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design automation method for digital electronic circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1778450