Method and apparatus for testing implementations of software spe

Details Method and apparatus for testing implementations of software spe Method and apparatus for testing implementations of software spe

1996-07-10

2000-03-14

Oberley, Alvin E.

G06F 945

Patent

active

06038378&

ABSTRACT:
A method and apparatus for automatically generating validation tests for implementations of a program specification for an operating system, software application or a machine, where the program specification is expressed at least in part in terms of data structures and relationships. The method is carried out by a computer. The program specification is expressed in an interface specification language which is automatically parsed, and is then transformed into an extended finite state machine (EFSM) or multiple-EFSM architecture internally represented in the computer, the EFSM including objects representing states and transitions between those states representing executable functions, annotated to the states. The annotations may represent predicates, test data, value assignments, branch conditions, etc. The EFSM or architecture is traversed by a path traversal procedure, either exhaustively or in part, thereby producing path files, one for each path taken. Each path file is linked to a program shell, which is automatically generated for the specification, resulting in one independent validation test for each path file. Each validation test includes a call to the implementation of the program specification, and presents that implementation with a test vector representing a given path through the model. Failure and success responses are produced, indicating whether the implementation behaved as expected. Multiple validation tests may be linked or combined in a variety of ways to form a superstructure (architecture) of validation tests for testing of many routines in conjunction with one another, such as for testing all the routines specified for an operating system at the same time.

REFERENCES:
patent: 4696003 (1987-09-01), Kerr et al.
patent: 4991176 (1991-02-01), Dahbura et al.
patent: 5038307 (1991-08-01), Krishnakumar et al.
patent: 5121497 (1992-06-01), Kerr et al.
patent: 5164912 (1992-11-01), Osborne et al.
patent: 5218605 (1993-06-01), Low et al.
patent: 5388258 (1995-02-01), Larrson et al.
patent: 5481717 (1996-01-01), Gaboury
patent: 5513316 (1996-04-01), Rodrigues et al.
patent: 5572727 (1996-11-01), Larrson et al.
patent: 5657438 (1997-08-01), Wygodny et al.
Wang, Generating Test Cases For EFSM With Given Fault Models 1993.
Wang, Axiomatic Test Sequence Generation For Extended Finite State Machines, 1992.
Chanson, A Unified Approach To Protocol Test Sequence Generation, 1993.

Affiliated with

Also associated with

Rating

Method and apparatus for testing implementations of software spe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and apparatus for testing implementations of software spe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and apparatus for testing implementations of software spe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-177182