System for processing synchronization signals with phase synchro

Details System for processing synchronization signals with phase synchro System for processing synchronization signals with phase synchro

1995-05-19

1997-01-07

Chin, Wellington

Multiplex communications

Communication over free space

Combining or distributing information via time channels

370516, 34082516, H04J 306

Patent

active

055924743

ABSTRACT:
An output switch for a switching center of a local trunk device produces an output synchronization signal. The output switch is supplied with a local hierarchy indication signal. Based upon this input signal, a set signal producing device in the output switch produces a set signal for output. The set signal provides an indication that the input local hierarchy signal does not correspond to a highest hierarchy. Additionally, the output switch produces a reset signal when a monitored supply voltage falls below a predetermined threshold. Moreover, in response to both the set signal and the reset signal and a manual switch, the output switch gates the output synchronization signal to produce a switched synchronization signal.

REFERENCES:
patent: 3725593 (1973-04-01), Palombari
International Switching Symposium 1979, 7 May 1979, p. 221, H. Suckfull et al., "Architecture of a New Line of Digital Switches".
International Switching Symposium 1984, vol. 2, 7 May 1984, 1984, pp. 34B.3.7, BS. Vianna et al. "Tropico R--Characteristics and Internal Structure".
Elektrotechnik und Informationstechnik, vol. 106, No. 11, Nov. 1989, pp. 485-495, Pollhuber, "Hardware-Struktur und Hardware-Funktion der System-Variante OES-S des osterreichischen Digitalen Telefonsystems".
Telcom Report Special, vol. 10, Mar. 1987, pp. 180-185, D. Niethammer, "Netztaktversorgung NTV-2 mit hochstabiler und redundanter Taktregnerierung fur digitale Fernmeldenetze".
Patent Abstracts of Japan, vol. 12, No. 304, 4 Apr. 1988.
International Switching Symposium 1981, 21 Sep. 1981, pp. 14.1.1-14.1.9, M Ballard et al., "The E10.S-TSS.5 : A Multipurpose Digital Switching System".
Patent Abstracts of Japan, vol. 10, No. 170, 17 Jun. 1986 & JP-A-61-023 433.
IEEE Transactions on Communications, vol. 38, No. 6, Jun. 1990, pp. 830-837, N. Mehravari et al., "Frame Synchronization in a Photonic Network of Time Multiplexed Space Switches Via a Feedback Scheme".
Patent Abstracts of Japan, vol. 10, No. 384, 23 Dec. 1986.
NEC Research and Development, vol. 38, No. 37, pp. 15-22, H. Goto et al., "Station Clocks for DATRAN Digital Data Network".
Proceedings of the 44th Annual Symposium on Frequency Control, 23 May 1990, pp. 117-126, S. M. Bass et al., "A Redundant Timing Source for Digital Telecommunication Network Synchrionzation".
NEC Research and Development, No. 3, Apr. 1979, pp. 87-100, H. Kaneko et al., "Digital Data Transmission System and Equipment".

Affiliated with

Also associated with

Rating

System for processing synchronization signals with phase synchro does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System for processing synchronization signals with phase synchro, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System for processing synchronization signals with phase synchro will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1770781