High speed dual-slope analog-to-digital converter

Details High speed dual-slope analog-to-digital converter High speed dual-slope analog-to-digital converter

1994-04-29

1997-01-07

Hoff, Marc S.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341118, H03M 150

Patent

active

055921680

ABSTRACT:
A unified zero-reset phase is used in a dual-slope analog-to-digital converter (ADC) to: (1) derive a correction voltage to cancel any error due to offset and/or residue voltages in the components of the ADC in the subsequent integration phase and the de-integration phase; (2) reset the output of the integrator in the ADC to zero quickly when there is a overflow condition due to excessive analog input signals. The combined function is accomplished by negative feedback from the output of the comparator to the input of the buffer. The negative feedback resets the integrator output to zero quickly under overflow condition. The correction voltage is stored in the integrating capacitor and a coupling capacitor to the integrating amplifier.

REFERENCES:
patent: Re34428 (1993-11-01), George et al.
patent: 3942173 (1976-03-01), Wold
patent: 4217542 (1980-08-01), Abbe et al.
patent: 4395701 (1983-07-01), Evans
patent: 4608553 (1986-08-01), Ormond
patent: 4694277 (1987-09-01), Takahashi
patent: 4739305 (1988-04-01), Naito
patent: 4799041 (1989-01-01), Layton
patent: 5117227 (1992-05-01), Goeke
patent: 5194868 (1993-03-01), Bahng et al.

Affiliated with

Also associated with

Rating

High speed dual-slope analog-to-digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with High speed dual-slope analog-to-digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High speed dual-slope analog-to-digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1767952