Excavating
Patent
1997-09-15
1999-05-18
Hua, Ly
Excavating
371 221, 371 251, G01R31/28
Patent
active
059057386
ABSTRACT:
A digital bus monitor used to observe data on a bus (14, 16, 18) connecting multiple integrated circuits (10, 12) comprises a memory buffer (30), bypass register (34), test port (38) and output control circuits (42, 46) controlled by an event qualifying module (EQM) (32). In response to a matching condition the EQM (32) may perform a variety of tests on incoming data while the integrated circuits (10, 12) continue to operate at speed. A plurality of digital bus monitors (20, 22) may be cascaded for observation and test of variable width data buses and variable width signature analysis.
REFERENCES:
patent: 3838264 (1974-09-01), Maker
patent: 4108329 (1978-08-01), Proto
patent: 4504784 (1985-03-01), Goel
patent: 4514845 (1985-04-01), Starr
patent: 4628511 (1986-12-01), Stitzlein et al.
patent: 4817093 (1989-03-01), Jacobs
patent: 4887267 (1989-12-01), Kanuma
patent: 4926425 (1990-05-01), Hedtke et al.
patent: 4929889 (1990-05-01), Seiler
patent: 5084874 (1992-01-01), Whetse, Jr.
"Self-Contained IBM Performance Monitor for a Personal Computer", IBM Technical Disclosure Bulletin, vol. 31 No. 7 Dec. 1988 pp.376-377.
Bassuk Lawrence J.
Donaldson Richard L.
Franz Warren L.
Hua Ly
Texas Instruments Incorporated
LandOfFree
Digital bus monitor integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Digital bus monitor integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Digital bus monitor integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1765750