Fishing – trapping – and vermin destroying
Patent
1994-10-13
1997-01-07
Thomas, Tom
Fishing, trapping, and vermin destroying
437229, H01L 21266
Patent
active
055916546
ABSTRACT:
In a method of forming a buried impurity layer at a deep position of a semiconductor substrate, the resist configuration is prevented from sagging. A resist film having a film thickness of at least 3 .mu.m is formed on a semiconductor substrate. The resist film is exposed selectively to form an image. After exposure and before developing, the resist film is baked at the temperature of 110.degree.-130.degree. C. The resist film is developed and rinsed to form a resist pattern. The generated resist pattern is baked at a temperature of 100.degree. C.-130.degree. C. Using the resist pattern as a mask, impurity ions are implanted at high energy to the main surface of the semiconductor substrate to form a buried impurity layer at a deep position of the semiconductor substrate. Then, the resist pattern is removed.
REFERENCES:
patent: 3920483 (1975-11-01), Johnson, Jr. et al.
patent: 4306011 (1981-12-01), Uehara et al.
patent: 4477553 (1984-10-01), Yamamoto et al.
patent: 4529682 (1985-07-01), Toukhy
patent: 4606931 (1986-08-01), Olsen et al.
patent: 4737468 (1988-04-01), Martin
patent: 4873176 (1989-10-01), Fisher
patent: 5114833 (1992-05-01), Erhardt
patent: 5250388 (1993-10-01), Schoch, Jr. et al.
patent: 5279918 (1994-01-01), Nishi et al.
patent: 5290709 (1994-03-01), Sato et al.
patent: 5328560 (1994-07-01), Hanawa et al.
patent: 5384279 (1995-01-01), Stolmeiter et al.
patent: 5393624 (1995-02-01), Ushijima
patent: 5399464 (1995-03-01), Lee
patent: 5429956 (1995-07-01), Shell et al.
patent: 5444008 (1995-08-01), Han et al.
Residual-Surfactant-Free Photoresist Development Process, J. Electrochem. Soc., vol. 139, No. 6, 1992, pp. 1721-1730.
Mitsubishi Denki & Kabushiki Kaisha
Mulpuri S.
Thomas Tom
LandOfFree
Method of manufacturing a semiconductor device and a resist comp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of manufacturing a semiconductor device and a resist comp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of manufacturing a semiconductor device and a resist comp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1763747