Boots – shoes – and leggings
Patent
1991-10-30
1993-06-29
Trans, Vincent N.
Boots, shoes, and leggings
364489, 364488, G06F 1560
Patent
active
052240568
ABSTRACT:
A modified partitioning method for placement of a circuit design into a programmable integrated circuit device (PICD), the PICD having a specific distribution of physical resources corresponding to a specific circuit structure. The circuit design includes a plurality of circuit elements which include specific circuit elements which correspond to the specific circuit structure. The modified method includes the steps of identifying the specific circuit elements and partitioning the plurality of circuit elements such that the identified specific circuit elements are placed in a location corresponding to the specific physical distribution of resources. In one embodiment of the modified partitioning method according to the present invention, the step of partitioning further includes the steps of forming into a cell the identified specific circuit elements and performing a first phase of partitioning wherein the cell and the remaining ones of the plurality of circuit elements are partitioned into successively smaller groups until a stop condition is satisfied. The cell is then decomposed such that the contents of the group containing the cell change to include the specific circuit elements. The group containing the specific circuit elements is then partitioned such that the area and the location of the group corresponds to the specific physical distribution of resources.
REFERENCES:
patent: 3617714 (1971-11-01), Kernighan et al.
patent: 4890238 (1989-12-01), Klein et al.
patent: 4908772 (1990-03-01), Chi
patent: 4967367 (1990-10-01), Piednoir
"A Linear-Time Heuristic for Improving Network Partitions" by C. M. Fiduccia et al., IEEE 19th Design Automation Conf., 1982, pp. 175-181.
"Partitioning and Placement Technique for CMOS Gate Arrays" by G. Odanara et al., IEEE--Computer-Aided Design, vol. CAD-6, No. 3, May 1987, pp. 355-363.
"An Efficient Heuristic Procedure for Partitioning Graphs" by B. W. Keringhan et al., The Bell System Technical Journal, Feb. 1970, pp. 291-307.
"Chrotle: A Technology Mapping Program for Lookup Table-Based Field Programmable Gate Arrays" by R. J. Francis et al., 27th ACM/IEEE Design Automation Conf., 1990, pp. 613-619.
"A Class of Min-Cut Placement Algorithms" by M. A. Breuer, Dept. of Electrical Engineering & Computer Science, University of Southern California, pp. 284-290.
"Min-Cut Placement" by M. A. Breuer, J. Design Automation and Fault Tolerant Computing, vol. 1, No. 4, pp. 343-362, Oct. 1977.
"LORES-Logic Reorganization System" by S. Nakamura et al., IEEE 15th Design Automation Conf., 1978, pp. 250-260.
Kirpatrick, S. et al., "Optimization by Simulated Annealing", Science, vol. 220, pp. 671-680, May 13, 1983.
Soukup, Jiri, "Circuit Layout", Proc. IEEE, vol. 69, pp. 1281-1304, Oct. 1981.
Fawcett, Brandley, "Double Density and Speed For Next Generation FPGAS", New Electronics, Mar. 1990, pp. 51-52.
Hartoog, Mark R., "Analysis of Placement Procedures for VLSI Standard Cell Layout", 23rd Design Automation Conference, Paper 16.4, pp. 314-319, 1986.
R. Shahookar & P. Mazumder, "VLSI Cell Placement Techniques", Dept. of Electrical Engineering & Computer Science, University of Michigan, Ann Arbor, Mich. 48109, ACM Computing Surveys, vol. 23, No. 2, Jun. 1991.
Carl Sechen & Dahe Chen, "An Improved Objective Function for Mincut Circuit Partitioning", Dept. of Electrical Engineering, Yale University, New Haven, Conn. 06520, 1988, IEEE.
Chene Mon R.
Trimberger Stephen M.
Bever Patrick T.
Trans Vincent N.
Xilinx , Inc.
Young Edel M.
LandOfFree
Logic placement using positionally asymmetrical partitioning alg does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Logic placement using positionally asymmetrical partitioning alg, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Logic placement using positionally asymmetrical partitioning alg will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1760863