1990-12-24
1991-10-01
Wojciechowicz, Edward J.
357 2312, 357 42, 357 43, 357 48, H01L 2978
Patent
active
050538381
ABSTRACT:
A power integrated circuit having an improved trade-off between on-state resistance and break down voltage. The circuit contains multiple devices, disposed over a drain electrode, including a vertical double-diffused MOS(VDMOS) translator having a buries layer of low resistivity interposed between an n.sup.30 -type substrate and an n.sup.- -epitaxial layer in the current path between the drain electrode and the source. The on-state resistance of the integrated circuit is lowered by the provision of the buried layer, while the breakdown voltage of the integrated circuit is heightened by making the resistance of the n.sup.- -epitaxial layer high.
REFERENCES:
patent: 4881107 (1989-11-01), Matsushita
Fuji Electric & Co., Ltd.
Wojciechowicz Edward J.
LandOfFree
Power integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Power integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Power integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1758792