Method and circuit for compensation of a multiplying digital-to-

Details Method and circuit for compensation of a multiplying digital-to- Method and circuit for compensation of a multiplying digital-to-

1985-04-12

1986-12-23

Shoop, Jr., William M.

Communications: electrical

Audible indication

Percussion-type sound producer

340347DA, H03K 1302

Patent

active

046315225

ABSTRACT:
A method and circuit for reducing the effect of variations in resistances within a multiplying digital-to-analog converter. A first resistor is connected at one end to the feedback resistor of the MDAC, the other end providing a compensated circuit input. A second resistor is connected from the MDAC input to the feedback resistor. The MDAC output to which the feedback resistor is internally connected is connected to the MDAC reference connection, the other output providing a compensated circuit output. The first and second resistors are chosen such that the product of their resistances is equal to the product of the feedback resistance times the MDAC input resistance.

REFERENCES:
patent: 4410880 (1983-10-01), Zaborowski
"CMOS Hybrid MDAC Serves as Replacement for Monolithic Types", Comput. Design (USA) vol. 19, No. 10, Oct. 1980.
Sounders et al., "A 20 Bit + Sign, Relay Switched D/A Converter," National Bureau of Standards Tech. Note 1105, Washington, D.C. USA, Oct. 1979.

Affiliated with

Also associated with

Rating

Method and circuit for compensation of a multiplying digital-to- does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method and circuit for compensation of a multiplying digital-to-, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method and circuit for compensation of a multiplying digital-to- will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-174195