Low power push-pull CMOS driver circuit

Details Low power push-pull CMOS driver circuit Low power push-pull CMOS driver circuit

1982-11-23

1985-03-05

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307450, 307451, 307585, H03K 19094, H03K 1920, H03K 1730

Patent

active

045033420

ABSTRACT:
The control power input of a power stage designed in the form of a CMOS inverter can be considerably reduced according to the invention in that, with the aid of a driver stage splitting the digital input signal, each of the two gate electrodes of the two field-effect transistors of the power stage, are simultaneously but separately controlled by each time one driver signal of the same polarity, thus each time raising the source-gate voltage of one of the two field-effect transistors above its threshold voltage value.

REFERENCES:
patent: 3631528 (1971-12-01), Green
patent: 4090258 (1978-05-01), Cricchi
patent: 4217502 (1980-08-01), Suzuki et al.
patent: 4313065 (1982-01-01), Yoshida et al.
patent: 4424456 (1984-01-01), Shiraki et al.

Affiliated with

Also associated with

Rating

Low power push-pull CMOS driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Low power push-pull CMOS driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low power push-pull CMOS driver circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1736337