Pulse or digital communications – Bandwidth reduction or expansion – Television or motion video signal
Patent
1998-01-08
2000-11-28
Lee, Richard
Pulse or digital communications
Bandwidth reduction or expansion
Television or motion video signal
37524024, H04N 732
Patent
active
061544922
ABSTRACT:
In a motion vector detection apparatus, cascade-connected processor elements each calculates the absolute value of the difference between each of a plurality of pixels which compose a picture and a corresponding one of the same number of pixels included in a block, and also performs cumulative addition of the difference absolute values in the block. These operations are performed for each of the blocks within the predetermined search area. A comparative device repeatedly compares the cumulative addition values of two blocks obtained sequentially in the processor element at the final stage, and selects the smaller one of the cumulative addition values. A subtracter compares the smaller cumulative addition value with a setting value. When the smaller cumulative addition value is smaller than the setting value, a control circuit halts the supply of clock signals to the processor elements and the comparison device, so as to halt the entire operations of the apparatus. Consequently, the power consumption can be reduced.
REFERENCES:
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4860248 (1989-08-01), Lumelsky
patent: 5235536 (1993-08-01), Matsubishi et al.
patent: 5357287 (1994-10-01), Koo et al.
patent: 5477278 (1995-12-01), Kitaura et al.
patent: 5512962 (1996-04-01), Homma
patent: 5696836 (1997-12-01), Yoshino et al.
patent: 5719642 (1998-02-01), Lee
patent: 5778099 (1998-07-01), Suzuki
patent: 5838827 (1998-11-01), Kobayashi et al.
patent: 6058142 (2000-05-01), Ishikawa et al.
Ki-Chul Nam et al: "A Full-search block-matching algorithm with early retirement of processing elements" Journal of the Korean Institute of Telematics and Electronics, Nov. 1995, South Korea, vol. 32B, No. 11, pp. 53-59, XP002091846, Abstract (Only Translation).
Yin Chan et al: "Bit level block matching systolic arrays", Proc. the Intl. Conf. on Application Specific Array Processors, Strasbourg, France, Jul. 24-26, 1995, pp. 214-221, XP002091845, Abstract.
Aoki Katsuji
Araki Toshiyuki
Lee Richard
Matsushita Electric - Industrial Co., Ltd.
LandOfFree
Motion vector detection apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Motion vector detection apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Motion vector detection apparatus will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1733037