Charge disturbance resistant logic circuits utilizing true and c

Details Charge disturbance resistant logic circuits utilizing true and c Charge disturbance resistant logic circuits utilizing true and c

1988-01-12

1989-05-23

Hudspeth, David

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307451, H03K 1716

Patent

active

048333476

ABSTRACT:
A cross-coupled load logic gate family which will keep voltage at a logic gate output below that of a switching threshold and a subsequent logic gate during a charge disturbance upset.

REFERENCES:
patent: 3980897 (1976-09-01), Arnold
patent: 4367420 (1983-01-01), Foss et al.
patent: 4507574 (1985-03-01), Seki et al.
patent: 4518875 (1985-05-01), Aytac
patent: 4569032 (1986-02-01), Lee
patent: 4570084 (1986-02-01), Griffin et al.

Affiliated with

Also associated with

Rating

Charge disturbance resistant logic circuits utilizing true and c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge disturbance resistant logic circuits utilizing true and c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge disturbance resistant logic circuits utilizing true and c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1732286