Patent
1994-06-01
1997-05-20
Harrell, Robert B.
395800, 395391, G06F 930
Patent
active
056320230
ABSTRACT:
A superscalar microprocessor is provided with a reorder buffer for storing the speculative state of the microprocessor and a register file for storing the real state of the microprocessor. A flags register stores the real state of flags that are updated by flag modifying instructions which are executed by the functional units of the microprocessor. To enhance the performance of the microprocessor with respect to conditional branching instructions, the reorder buffer includes a flag storage area for storing flags that are updated by flag modifying instructions. The flags are renamed to make possible the earlier execution of branch instructions which depend on flag modifying instructions. If a flag is not yet determined, then a flag tag is associated with the flag storage area in place of that flag until the actual flag value is determined. A flag operand bus and a flag tag bus are provided between the flag storage area and the branching functional unit so that the requested flag or flag tags are provided to instructions which are executed in the branching functional unit.
REFERENCES:
patent: 4490908 (1985-01-01), Tran
patent: 4736288 (1988-04-01), Shintani et al.
patent: 4807115 (1989-02-01), Torng
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5056006 (1991-10-01), Acharya et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5077692 (1991-12-01), McMinn
patent: 5095458 (1992-03-01), Lynch et al.
patent: 5128888 (1992-07-01), Tamura et al.
patent: 5128891 (1992-07-01), Lynch et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5157780 (1992-10-01), Stewart et al.
patent: 5185868 (1993-02-01), Tran
patent: 5206828 (1993-04-01), Shah et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5237700 (1993-08-01), Johnson et al.
patent: 5247644 (1993-09-01), Johnson et al.
patent: 5251306 (1993-10-01), Tran
Mike Johnson, "Superscalar Microprocessor Design". (Prentice Hall series in innovative technology), 1991. (* On Deposit in Group 2300 Library, Copy Supplied by Assignee).
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units.sup.1, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System", IBM Journal, vol. 11, Jan. 1967, pp. 293-305.
D.W. Anderson, F.J. Sparacio, F.M. Tomasulo, "The IBM System/360 Model 91: Machine Philosophy and Instruction-handling.sup.1 ", Chapter 18, Part 2 Regions of Computer Space, Section 3 Concurrency: Single-Processor System, IBM Journal, vol. 11, Jan. 1967, pp. 276-292.
U.S. Patent Application Serial No. 07/929,770 filed Apr. 12, 1992 entitled "Instruction Decoder and Superscalar Processor Utilizing Same"--David B. Witt and William M. Johnson.
Gurdindar S. Sohi, "Instruction Issue Logic for High-Performance Interruptible, Multiple Functional Unit, Pipelined Computers", IEEE Transactions on Computers, vol. 39, No. 3, 0.COPYRGT.1990, pp. 349-359.
Bruce D. Lightner and Gene Hill, "The Metaflow Lightning Chipset", IEEE Proceedings ConpCom Spring '91, Feb. 1991, pp. 13-18.
R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Artithmetic Units", IBM Journal, Jan. 1967, vol. 11, pp. 25-32.
Christie David S.
Goddard Michael D.
White Scott A.
Advanced Micro Devices , Inc.
Harrell Robert B.
LandOfFree
Superscalar microprocessor including flag operand renaming and f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Superscalar microprocessor including flag operand renaming and f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Superscalar microprocessor including flag operand renaming and f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1730876