Process for forming bipolar transistor structure

Details Process for forming bipolar transistor structure Process for forming bipolar transistor structure

1991-07-23

1993-08-10

Quach, T. N.

Fishing, trapping, and vermin destroying

437 89, 437162, 437193, 148DIG26, H01L 21328

Patent

active

052348440

ABSTRACT:
A bi-polar transistor structure in a superhigh speed logic integrated circuit, and a process for producing the same are disclosed. The transistor has a substantially coaxial symmetric structure. Single crystal active layers as base and collector regions have peripheries surrounded wholly or partially by respective polycrystalline electrode layers. The polysilicon electrodes have lateral portions and downward depending portions that connect to single crystal layers. The polycrystalline electrode layers are separated from each other by insulation. One process for producing the structure uses only thin film forming techniques and etching techniques to dispose the active layers, an emitter electrode layer, parts of the other electrode layers and parts of the insulating layers inside a recess formed in an insulating layer formed on a substrate. Another process uses a photoetching technique by which polycrystalline layers for base and collector electrodes are patterned. Around the patterned polycrystalline electrode, side wall insulating layers are formed in the respective later steps.

REFERENCES:
patent: 3600651 (1971-08-01), Duncan
patent: 4425574 (1984-01-01), Silvestri et al.
patent: 4663831 (1987-05-01), Birrittella et al.
patent: 4686763 (1987-08-01), Thomas et al.
patent: 4696097 (1987-09-01), McLaughlin et al.
patent: 4710241 (1987-12-01), Komatsu
patent: 4764801 (1988-08-01), McLaughlin et al.
patent: 4849371 (1989-07-01), Hansen et al.
patent: 4851362 (1989-07-01), Suzuki
patent: 4866000 (1989-09-01), Okita
patent: 4897704 (1990-01-01), Sakurai
patent: 4926235 (1990-05-01), Tamaki et al.
patent: 4956688 (1990-09-01), Honma et al.
patent: 4974045 (1990-11-01), Okita
patent: 5100815 (1992-03-01), Tsubone et al.
IEDM 1987; "A Sub-40 PS ECL Circuit at a Switching Current of 1.28MA" Katsunobu Ueno, Hiroshi Goto, Eiji Sugiyama & Hiroyuki Tsunoi, pp. 371-374.
IEDM 1987; "BSA Technology for sub-100 nm Deep Base Bipolar Transistors" H. Takemura, S. Ohi, M. Sugiyama, T. Tashiro & M. Nakamae, pp. 375-378.

Affiliated with

Also associated with

Rating

Process for forming bipolar transistor structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Process for forming bipolar transistor structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Process for forming bipolar transistor structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1724738