Clock driven data sampling circuit

Details Clock driven data sampling circuit Clock driven data sampling circuit

1989-03-28

1990-07-10

Pascal, Robert J.

Demodulators

Phase shift keying or quadrature amplitude demodulator

Input signal combined with local oscillator or carrier...

331 1A, 331 23, 331 25, H03D 300

Patent

active

049409484

ABSTRACT:
A circuit for recovering clock information from an incoming data signal preferably in NRZ1 form, the circuit including a VCO (18) providing a clock signal (CK) to four integrate/hold circuits (I1to I4) which receive an incoming data signal, the integrate/hold circuits providing an error signal to the VCO (18) for adjusting the phase thereof to that of the incoming data signal, the integrate/hold circuits being sequenced by logic (10) to provide within each period of the clock signal three functions: (1) an integration of the incoming data signal in every bit period in which a voltage transition occurs, (2) a holding of the integrated value within a subsequent bit period or periods, and (3) a resetting of the integrated value following the next voltage transition in the incoming data signal, whereby the held integrated value, whose magnitude is dependent of the phase of the clock signal relative to the phase of the incoming data signal, provides said error signal.

REFERENCES:
patent: 4806880 (1989-02-01), Laws

Affiliated with

Also associated with

Rating

Clock driven data sampling circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Clock driven data sampling circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Clock driven data sampling circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1722907