System and method for system level and circuit level modeling an

Details System and method for system level and circuit level modeling an System and method for system level and circuit level modeling an

1997-06-09

2000-11-28

Teska, Kevin J.

Boots, shoes, and leggings

395672, 395682, 364578, 364489, 364490, 707103, G06F 1750

Patent

active

061526126

ABSTRACT:
A system and method for system and circuit level design modeling and simulation using the C++ programming language. Program interfaces in a behavior-less base class are provided to allow a circuit designer to model hardware blocks using user processes in C++. The present invention provides for the manipulation of software user processes that represent the behavior of circuit blocks. C++ is advantageous because it is a familiar language for many designers in the computer industry and therefore requires a smaller learning curve. The novel interface provides an efficient implementation of reactivity (waiting and watching) and concurrency (signals and processes) allowing designers to use C++ to model mixed hardware-software systems with a C++ compiler and a library of the present invention without the need of a complex event-driven run-time kernel, often required in other hardware description languages (HDLs). Hardware descriptions of the present invention are readily mapped in to synthesizable intermediate representations and synthesized into hardware implementations using commercially available tools. The novel program interfaces allow user processes, which communicate with signals, to be timed on defined clock edges of various clock objects. User processes respond to events (reactivity) using next( ), wait( ), wait.sub.-- until( ) and watching( ) functions. The present invention provides an efficient mechanism for context switching with reduces processing overhead by using lambdas (delay-evaluated expression objects). The present invention also provides an efficient implementation of representing a circuit's multi-valued logic signals in C++ and also provides an efficient implementation of instantiation of circuit blocks and elements using C++.

REFERENCES:
patent: 5345450 (1994-09-01), Saw et al.
patent: 5487018 (1996-01-01), Loos et al.
patent: 5548797 (1996-08-01), Aumilli et al.
patent: 5550760 (1996-08-01), Razdon et al.
patent: 5572712 (1996-11-01), Jamal
patent: 5625580 (1997-04-01), Read et al.
patent: 5630100 (1997-05-01), Ganapathy et al.
patent: 5634115 (1997-05-01), Fitzpatrick et al.
patent: 5831869 (1998-11-01), Ellis et al.
patent: 5838583 (1998-11-01), Varadarajan et al.
patent: 5841663 (1998-11-01), Sharma et al.
patent: 5859785 (1999-01-01), Kundert
Rajesh Kumar Gupta; "Co-Synthesis of Hardware and Software for Digital embedded Systems"; Department of Electrical Engineering; Stanford University, CA; Dec. 10, 1993.
Aubury et al.; "Handel-C Language Reference Guide"; Oxford University Computing Laboratory; Aug. 28, 1996.

Affiliated with

Also associated with

Rating

System and method for system level and circuit level modeling an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with System and method for system level and circuit level modeling an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and System and method for system level and circuit level modeling an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1718006