Integrated circuit configuration for reducing current consumptio

Details Integrated circuit configuration for reducing current consumptio Integrated circuit configuration for reducing current consumptio

1997-04-29

1999-06-22

Sheikh, Ayaz R.

39575001, 39575003, 39575008, G06F 132

Patent

active

059151218

ABSTRACT:
An integrated circuit configuration has a multiplicity of function units which are connected to one another through a bus. An intermediate memory unit that is activated by a control signal is connected between the bus lines and the respective function unit. The function unit is then connected to the respective bus lines only when it is triggered.

REFERENCES:
patent: 5307324 (1994-04-01), Nishimoto
patent: 5369611 (1994-11-01), Miura

Affiliated with

Also associated with

Rating

Integrated circuit configuration for reducing current consumptio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Integrated circuit configuration for reducing current consumptio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integrated circuit configuration for reducing current consumptio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1714549